数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 332 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 332 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 328Page - Renesas Technology Corp H8/3028F Datasheet HTML 329Page - Renesas Technology Corp H8/3028F Datasheet HTML 330Page - Renesas Technology Corp H8/3028F Datasheet HTML 331Page - Renesas Technology Corp H8/3028F Datasheet HTML 332Page - Renesas Technology Corp H8/3028F Datasheet HTML 333Page - Renesas Technology Corp H8/3028F Datasheet HTML 334Page - Renesas Technology Corp H8/3028F Datasheet HTML 335Page - Renesas Technology Corp H8/3028F Datasheet HTML 336Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 332 / 923 page
background image
Rev. 2.00, 09/03, page 302 of 890
Pin
Pin Functions and Selection Method
Bit NDER12 in NDERB and bit PB4DDR select the pin function as follows.
PB4DDR
0
1
1
NDER12
—
0
1
PB4 input
PB4 output
TP12 output
PB4/TP12/
UCAS
Pin function
UCAS output*
Note: *
UCAS output depending on bits DRAS2 to DRAS0 in DRCRA and bit
CSEL in DRCRB, and regardless of bits NDER12 and PB4DDR. For
details, see section 6, Bus Controller.
The DRAM interface settings by bits DRAS2 to DRAS0 in DRCRA, bits OIS3/2
and OS1/0 in 8TCSR3, bits CCLR1 and CCLR0 in 8TCR3, bit CS4E in CSCR, bit
NDER11 in NDERB, and bit PB3DDR select the pin function as follows.
DRAM interface
settings
(1) in table below
(2) in
table
below
OIS3/2 and
OS1/0
All 0
Not all 0
—
CS4E
0
1
—
—
PB3DDR
0
1
1
—
—
—
NDER11
—
0
1
—
—
—
PB3
input
PB3
output
TP11
output
CS4
output
TMIO3
output
CS4
output*
3
TMIO3 input*
1
Pin function
DREQ1 input*2
Notes: 1. TMIO3 input when CCLR1 = CCLR0 = 1.
2. When an external request is specified as a DMAC activation source,
DREQ1 input regardless of bits OIS3 and OIS2, OS1 and OS0, CCLR1
and CCLR0, CS4E, NDER11, and PB3DDR.
3.
CS4 is output as RAS4.
DRAM interface
settings
(1)
(2)
(1)
DRAS2
0
1
DRAS1
01
01
PB3/TP11/
TMIO3/
DREQ1/CS4
DRAS0
0101
0101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com