数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 655 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 655 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 651Page - Renesas Technology Corp H8/3028F Datasheet HTML 652Page - Renesas Technology Corp H8/3028F Datasheet HTML 653Page - Renesas Technology Corp H8/3028F Datasheet HTML 654Page - Renesas Technology Corp H8/3028F Datasheet HTML 655Page - Renesas Technology Corp H8/3028F Datasheet HTML 656Page - Renesas Technology Corp H8/3028F Datasheet HTML 657Page - Renesas Technology Corp H8/3028F Datasheet HTML 658Page - Renesas Technology Corp H8/3028F Datasheet HTML 659Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 655 / 923 page
background image
Rev. 2.00, 09/03, page 625 of 890
Section 19 Clock Pulse Generator
19.1
Overview
The H8/3028 Group has a built-in clock pulse generator (CPG) that generates the system clock (
φ)
and other internal clock signals (
φ/2 to φ/4096). After duty adjustment, a frequency divider divides
the clock frequency to generate the system clock (
φ). The system clock is output at the φ pin*1 and
furnished as a master clock to prescalers that supply clock signals to the on-chip supporting
modules. Frequency division ratios of 1/1, 1/2, 1/4, and 1/8 can be selected for the frequency
divider by settings in a division control register (DIVCR)*2. Power consumption in the chip is
reduced in almost direct proportion to the frequency division ratio.
Notes: 1. Usage of the
φ pin differs depending on the chip operating mode and the PSTOP bit
setting in the module standby control register (MSTCR). For details, see section 20.7,
System Clock Output Disabling Function.
2. The division ratio of the frequency divider can be changed dynamically during
operation. The clock output at the
φ pin also changes when the division ratio is
changed. The frequency output at the
φ pin is shown below.
φ = EXTAL × n
where, EXTAL: Frequency of crystal resonator or external clock signal
n:
Frequency division ratio (n = 1/1, 1/2, 1/4, or 1/8)
19.1.1
Block Diagram
Figure 19.1 shows a block diagram of the clock pulse generator.
XTAL
EXTAL
CPG
φ pin φ/2 to φ/4096
Oscillator
Duty
adjustment
circuit
Frequency
divider
Division
control
register
Prescalers
Data bus
φ
Figure 19.1 Block Diagram of Clock Pulse Generator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com