H8SLASH3028F datasheet(274/923 Pages) RENESAS

274 / 923 page

Rev. 2.00, 09/03, page 244 of 890

When 16-bit timer interrupt activates the DMAC, make sure the next interrupt does not occur

before the DMA transfer ends. If one 16-bit timer interrupt activates two or more channels, make

sure the next interrupt does not occur before the DMA transfers end on all the activated channels.

If the next interrupt occurs before a transfer ends, the channel or channels for which that interrupt

was selected may fail to accept further activation requests.

7.6.6

NMI Interrupts and Block Transfer Mode

If an NMI interrupt occurs in block transfer mode, the DMAC operates as follows.

• When the NMI interrupt occurs, the DMAC finishes transferring the current byte or word, then

clears the DTME bit to 0 and halts. The halt may occur in the middle of a block.

It is possible to find whether a transfer was halted in the middle of a block by checking the

block size counter. If the block size counter does not have its initial value, the transfer was

halted in the middle of a block.

• If the transfer is halted in the middle of a block, the activating interrupt flag is cleared to 0. The

activation request is not held pending.

• While the DTE bit is set to 1 and the DTME bit is cleared to 0, the DMAC is halted and does

not accept activating interrupt requests. If an activating interrupt occurs in this state, the

DMAC does not operate and does not hold the transfer request pending internally. Neither is a

CPU interrupt requested.

For this reason, before setting the DTME bit to 1, first clear the enable bit of the activating

interrupt to 0. Then, after setting the DTME bit to 1, set the interrupt enable bit to 1 again. See

section 7.6.5, Note on Activating DMAC by Internal Interrupts.

• When the DTME bit is set to 1, the DMAC waits for the next transfer request. If it was halted

in the middle of a block transfer, the rest of the block is transferred when the next transfer

request occurs. Otherwise, the next block is transferred when the next transfer request occurs.

7.6.7

Memory and I/O Address Register Values

Table 7.14 indicates the address ranges that can be specified in the memory and I/O address

registers (MAR and IOAR).

Table 7.14 Address Ranges Specifiable in MAR and IOAR

1-Mbyte Mode

16-Mbyte Mode

MAR

H'00000 to H'FFFFF

(0 to 1048575)

H'000000 to H'FFFFFF

(0 to 16777215)

IOAR

H'FFF00 to H'FFFFF

(1048320 to 1048575)

H'FFFF00 to H'FFFFFF

(16776960 to 16777215)

MAR bits 23 to 20 are ignored in 1-Mbyte mode.

H8/3028F 数据表(PDF) 274 Page - Renesas Technology Corp

H8/3028F 数据表(HTML) 274 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载