数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9520-2/PCBZ 数据表(PDF) 55 Page - Analog Devices

部件名 AD9520-2/PCBZ
功能描述  12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9520-2/PCBZ 数据表(HTML) 55 Page - Analog Devices

Back Button AD9520-2/PCBZ Datasheet HTML 51Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 52Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 53Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 54Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 55Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 56Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 57Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 58Page - Analog Devices AD9520-2/PCBZ Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 84 page
background image
AD9520-2
Rev. 0 | Page 55 of 84
SPI MSB/LSB FIRST TRANSFERS
The default mode of the AD9520 serial control port is the
bidirectional mode. In bidirectional mode, both the sent data
and the readback data appear on the SDIO pin. It is also possible to
set the AD9520 to unidirectional mode (0x000[7] = 1 and
0x000[0] = 1). In unidirectional mode, the readback data
appears on the SDO pin.
The AD9520 instruction word and byte data can be MSB first
or LSB first. Any data written to 0x000 must be mirrored; the
upper four bits ([7:4]) must mirror the lower four bits ([3:0]).
This makes it irrelevant whether LSB first or MSB first is in
effect. As an example of this mirroring, see the default setting
for 0x000, which mirrors Bit 4 and Bit 3. This sets the long
instruction mode, which is the default and the only mode
supported.
A readback request reads the data that is in the serial control port
buffer area or the data that is in the active registers (see Figure 62).
Readback of the buffer or active registers is controlled by 0x004[0].
The AD9520 uses Register Address 0x000 to Register Address 0xB03.
The default for the AD9520 is MSB first.
SERIAL
CONTROL
PORT
UPDATE
REGISTERS
WRITE REGISTER 0x232 = 0x001
TO UPDATE REGISTERS
SCLK/SCL
SDO
SDIO/SDA
CS
When LSB first is set by 0x000[1] and 0x000[6], it takes effect
immediately because it only affects the operation of the serial
control port and does not require that an update be executed.
When MSB first mode is active, the instruction and data bytes
must be written from MSB to LSB. Multibyte data transfers in
MSB first format start with an instruction byte that includes the
register address of the most significant data byte. Subsequent
data bytes must follow in order from the high address to the
low address. In MSB first mode, the serial control port internal
address generator decrements for each data byte of the multibyte
transfer cycle.
Figure 62. Relationship Between Serial Control Port Buffer Registers and
Active Registers of the AD9520
SPI INSTRUCTION WORD (16 BITS)
The MSB of the instruction word is R/W, which indicates
whether the instruction is a read or a write. The next two bits
(W1:W0) indicate the length of the transfer in bytes. The final
13 bits are the address (A12:A0) at which to begin the read or
write operation.
When LSB first is active, the instruction and data bytes must be
written from LSB to MSB. Multibyte data transfers in LSB first
format start with an instruction byte that includes the register
address of the least significant data byte followed by multiple
data bytes. In a multibyte transfer cycle, the internal byte
address generator of the serial port increments for each byte.
For a write, the instruction word is followed by the number of
bytes of data indicated by Bits[W1:W0], see Table 43.
Table 43. Byte Transfer Count
W1
The AD9520 serial control port register address decrements
from the register address just written toward 0x000 for multibyte
I/O operations if the MSB first mode is active (default). If the
LSB first mode is active, the register address of the serial control
port increments from the address just written toward 0x232 for
multibyte I/O operations.
W0
Bytes to Transfer
0
0
1
0
1
2
1
0
3
1
Streaming mode always terminates when it reaches 0x232. Note
that unused addresses are not skipped during multibyte I/O
operations.
Table 44. Streaming Mode (No Addresses Are Skipped)
Write Mode
1
Streaming mode
Bits[A12:A0] select the address within the register map that is
written to or read from during the data transfer portion of the
communications cycle. Only Bits[A9:A0] are needed to cover
the range of the 0x232 registers used by the AD9520. Bits[A12:A10]
must always be 0b. For multibyte transfers, this address is the
starting byte address. In MSB first mode, subsequent bytes
increment the address.
Address Direction
Stop Sequence
LSB first
Increment
0x230, 0x231, 0x232, stop
MSB first
Decrement
0x001, 0x000, 0x232, stop



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com