AD9520-2SLASHPCBZ datasheet(7/84 Pages) AD

7 / 84 page

AD9520-2

Rev. 0 | Page 7 of 84

CLOCK INPUTS

Table 3.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

CLOCK INPUTS (CLK, CLK)

Differential input

Input Frequency

2.4

GHz

High frequency distribution (VCO divider)

1.6

GHz

Distribution only (VCO divider bypassed); this is the

frequency range supported by the channel divider

Input Sensitivity, Differential

150

mV p-p

Measured at 2.4 GHz; jitter performance is improved with

slew rates > 1 V/ns

Input Level, Differential

V p-p

Larger voltage swings can turn on the protection diodes

and can degrade jitter performance

Input Common-Mode Voltage, VCM

1.3

1.57

1.8

Self-biased; enables ac coupling

Input Common-Mode Range, VCMR

1.3

1.8

With 200 mV p-p signal applied; dc-coupled

Input Sensitivity, Single-Ended

150

mV p-p

CLK ac-coupled; CLK ac-bypassed to RF ground

Input Resistance

3.9

4.7

5.7

kΩ

Self-biased

Input Capacitance

1 Below about 1 MHz, the input should be dc-coupled. Care should be taken to match VCM.

CLOCK OUTPUTS

Table 4.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVPECL CLOCK OUTPUTS

Termination = 50 Ω to VS_DRV − 2 V

OUT0, OUT1, OUT2, OUT3, OUT4,

OUT5, OUT6, OUT7, OUT8,

OUT9, OUT10, OUT11

Differential (OUT, OUT)

Output Frequency, Maximum

2400

MHz

Using direct to output; see Figure 21 (higher

frequencies are possible, but amplitude

will not meet the VOD specification); the

maximum output frequency is limited by

either the maximum VCO frequency or the

frequency at the CLK inputs, depending on

the AD9520 configuration

Output High Voltage, VOH

VS_DRV −

1.07

VS_DRV −

0.96

VS_DRV −

0.84

Output Low Voltage, VOL

VS_DRV −

1.95

VS_DRV −

1.79

VS_DRV −

1.64

Output Differential Voltage, VOD

660

820

950

CMOS CLOCK OUTPUTS

OUT0A, OUT0B, OUT1A, OUT1B,

OUT2A, OUT2B, OUT3A, OUT3B,

OUT4A, OUT4B, OUT5A, OUT5B,

OUT6A, OUT6B, OUT7A, OUT7B,

OUT8A, OUT8B, OUT9A, OUT9B,

OUT10A, OUT10B, OUT11A,

OUT11B

Single-ended; termination = 10 pF

Output Frequency

250

MHz

See Figure 22

Output Voltage High, VOH

VS − 0.1

@ 1 mA load, VS_DRV = 3.3 V/2.5 V

Output Voltage Low, VOL

0.1

@ 1 mA load, VS_DRV = 3.3 V/2.5 V

Output Voltage High, VOH

2.7

@ 10 mA load, VS_DRV = 3.3 V

Output Voltage Low, VOL

0.5

@ 10 mA load, VS_DRV = 3.3 V

Output Voltage High, VOH

1.8

@ 10 mA load, VS_DRV = 2.5 V

Output Voltage Low, VOL

0.6

@ 10 mA load, VS_DRV = 2.5 V

AD9520-2/PCBZ 数据表(PDF) 7 Page - Analog Devices

AD9520-2/PCBZ 数据表(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

AD9520-2/PCBZ 数据表(PDF) 7 Page - Analog Devices

AD9520-2/PCBZ 数据表(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载