AD9520-2SLASHPCBZ datasheet(2/84 Pages) AD

2 / 84 page

AD9520-2

Rev. 0 | Page 2 of 84

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications....................................................................................... 1

General Description ......................................................................... 1

Functional Block Diagram .............................................................. 1

Revision History ............................................................................... 3

Specifications..................................................................................... 4

Power Supply Requirements ....................................................... 4

PLL Characteristics ...................................................................... 4

Clock Inputs .................................................................................. 7

Clock Outputs ............................................................................... 7

Timing Characteristics ................................................................ 8

Timing Diagrams ..................................................................... 9

Clock Output Additive Phase Noise (Distribution Only;

VCO Divider Not Used) ............................................................ 10

Clock Output Absolute Phase Noise (Internal VCO Used).. 11

Clock Output Absolute Time Jitter (Clock Generation

Using Internal VCO).................................................................. 11

Clock Output Absolute Time Jitter (Clock Cleanup

Using Internal VCO).................................................................. 11

Clock Output Absolute Time Jitter (Clock Generation

Using External VCXO) .............................................................. 12

Clock Output Additive Time Jitter

(VCO Divider Not Used) .......................................................... 12

Clock Output Additive Time Jitter (VCO Divider Used) ..... 13

Serial Control Port—SPI Mode ................................................ 13

Serial Control Port—I2C Mode ................................................ 14

PD, SYNC, and RESET Pins ..................................................... 15

Serial Port Setup Pins: SP1, SP0 ............................................... 15

LD, STATUS, and REFMON Pins............................................ 15

Power Dissipation....................................................................... 16

Absolute Maximum Ratings.......................................................... 17

Thermal Resistance .................................................................... 17

ESD Caution................................................................................ 17

Pin Configuration and Function Descriptions........................... 18

Typical Performance Characteristics ........................................... 21

Terminology .................................................................................... 26

Detailed Block Diagram ................................................................ 27

Theory of Operation ...................................................................... 28

Operational Configurations...................................................... 28

Mode 0: Internal VCO and Clock Distribution ................. 28

Mode 1: Clock Distribution or External VCO

< 1600 MHz ............................................................................ 30

Mode 2: High Frequency Clock Distribution—

CLK or External VCO > 1600 MHz .................................... 32

Phase-Locked Loop (PLL) .................................................... 34

Configuration of the PLL ...................................................... 34

Phase Frequency Detector (PFD) ........................................ 34

Charge Pump (CP)................................................................. 35

On-Chip VCO ........................................................................ 35

PLL External Loop Filter....................................................... 35

PLL Reference Inputs............................................................. 35

Reference Switchover............................................................. 36

Reference Divider R............................................................... 36

VCO/VCXO Feedback Divider N: P, A, B, R ..................... 36

Digital Lock Detect (DLD) ................................................... 38

Analog Lock Detect (ALD)................................................... 38

Current Source Digital Lock Detect (CSDLD) .................. 38

External VCXO/VCO Clock Input (CLK/CLK) ................ 39

Holdover.................................................................................. 39

External/Manual Holdover Mode........................................ 39

Automatic/Internal Holdover Mode.................................... 39

Frequency Status Monitors ................................................... 41

VCO Calibration .................................................................... 42

Zero Delay Operation................................................................ 43

Internal Zero Delay Mode..................................................... 43

External Zero Delay Mode.................................................... 43

Clock Distribution ..................................................................... 44

Operation Modes ................................................................... 44

CLK or VCO Direct-to-LVPECL Outputs.......................... 44

Clock Frequency Division..................................................... 45

VCO Divider........................................................................... 45

Channel Dividers ................................................................... 45

Synchronizing the Outputs—SYNC Function ................... 47

LVPECL Output Drivers ....................................................... 49

CMOS Output Drivers .......................................................... 49

AD9520-2/PCBZ 数据表(PDF) 2 Page - Analog Devices

AD9520-2/PCBZ 数据表(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载