MPC5633MMLL60 datasheet(35/106 Pages) FREESCALE

35 / 106 page

MPC5634M Microcontroller Data Sheet, Rev. 8

Freescale Semiconductor

•

Host processor (e200) development support features

— IEEE-ISTO 5001-2003 standard class 2 compliant

— Program trace via branch trace messaging (BTM). Branch trace messaging displays program flow discontinuities

(direct branches, indirect branches, exceptions, etc.), allowing the development tool to interpolate what transpires

between the discontinuities. Thus, static code may be traced.

— Watchpoint trigger enable of program trace messaging

— Data Value Breakpoints (JTAG feature of the e200z335 core): allows CPU to be halted when the CPU writes a

specific value to a memory location

– 4 data value breakpoints

–CPU only

– Detects ‘equal’ and ‘not equal’

– Byte, half word, word (naturally aligned)

NOTE

This feature is imprecise due to CPU pipelining.

— Subset of Power Architecture software debug facilities with OnCE block (Nexus class 1 features)

•

eTPU development support features

— IEEE-ISTO 5001-2003 standard class 1 compliant for the eTPU

— Nexus based breakpoint configuration and single step support (JTAG feature of the eTPU)

•

Run-time access to the on-chip memory map via the Nexus read/write access protocol. This feature supports accesses

for run-time internal visibility, calibration variable acquisition, calibration constant tuning, and external rapid

prototyping for powertrain automotive development systems.

•

All features are independently configurable and controllable via the IEEE 1149.1 I/O port

•

Power-on-reset status indication during reset via MDO[0] in disabled and reset modes

2.3.20.2

JTAG

The JTAGC (JTAG Controller) block provides the means to test chip functionality and connectivity while remaining transparent

to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001

standard. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant

with the IEEE 1149.1-2001 standard and supports the following features:

•

IEEE 1149.1-2001 Test Access Port (TAP) interface 4 pins (TDI, TMS, TCK, and TDO)

•

A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:

— BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD, HIGHZ, CLAMP

•

A 5-bit instruction register that supports the additional following public instructions:

— ACCESS_AUX_TAP_NPC

— ACCESS_AUX_TAP_ONCE

— ACCESS_AUX_TAP_eTPU

— ACCESS_CENSOR

•

3 test data registers to support JTAG Boundary Scan mode

— Bypass register

— Boundary scan register

— Device identification register

•

A TAP controller state machine that controls the operation of the data registers, instruction register and associated

circuitry

•

Censorship Inhibit Register

— 64-bit Censorship password register

MPC5633MMLL60 数据表(PDF) 35 Page - Freescale Semiconductor, Inc

MPC5633MMLL60 数据表(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载