| 数据搜索系统,热门电子元器件搜索 |
|
MPC5633MMLL60 数据表(PDF) 63 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5633MMLL60 数据表(HTML) 63 Page - Freescale Semiconductor, Inc |
|
63 / 106 page ![]() MPC5634M Microcontroller Data Sheet, Rev. 8 Freescale Semiconductor 63 Table 6 gives the power/ground segmentation of the MPC563x MCU. Each segment provides the power and ground for the given set of I/O pins, and can be powered by any of the allowed voltages regardless of the power on the other segments. . NMI SIU – External Interrupts Non-Maskable Interrupt GPIO[n] SIU – GPIO Configurable general purpose I/O pins. Each GPIO input and output is separately controlled by an 8-bit input (GPDI) or output (GPDO) register. Additionally, each GPIO pins is configured using a dedicated SIU_PCR register. The GPIO pins are generally multiplexed with other I/O pin functions. RESET SIU – Reset The RESET pin is an active low input. The RESET pin is asserted by an external device during a power-on or external reset. The internal reset signal asserts only if the RESET pin asserts for 10 clock cycles. Assertion of the RESET pin while the device is in reset causes the reset cycle to start over. The RESET pin has a glitch detector which detects spikes greater than two clock cycles in duration that fall below the switch point of the input buffer logic of the VDDEH input pins. The switch point lies between the maximum VIL and minimum VIH specifications for the VDDEH input pins. RSTOUT SIU – Reset The RSTOUT pin is an active low output that uses a push/pull configuration. The RSTOUT pin is driven to the low state by the MCU for all internal and external reset sources. There is a delay between initiation of the reset and the assertion of the RSTOUT pin. Table 6. MPC563x Power/Ground Segmentation Power Segment 144-LQFP Pin Number 176-LQFP Pin Number 208-BGA Pin Number Voltage Range1 I/O Pins Powered by Segment VDDA0 6 6 B11 5.0 V AN[0:7], AN[9], AN[11], AN[16:18], AN[21:25], AN[27:28], AN[30:37], AN38, AN39, VRL, REFBYPC, VRH VDDE5 — — T13 1.8 V – 3.3 V CLKOUT VDDEH1 (a,b) 24, 34 31, 41 K4 3.3 V – 5.0 V PCKCFG[2], eTPU_A[0:31], eMIOS[0:2] Table 5. Signal details (continued) Signal Module or Function Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |