MPC8313VRGDDB datasheet(44/100 Pages) FREESCALE

44 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

High-Speed Serial Interfaces (HSSI)

Figure 31. Differential Measurement Points for Rise and Fall Time

Figure 32. Single-Ended Measurement Points for Rise and Fall Time Matching

The other detailed AC requirements of the SerDes reference clocks is defined by each interface protocol

based on application usage. Refer to the following section for detailed information:

•

Section 8.3.2, “AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

9.2.4.1

Spread Spectrum Clock

SD_REF_CLK/SD_REF_CLK are not intended to be used with, and should not be clocked by, a spread

spectrum clock source.

Rising edge rate (SDn_REF_CLK) to falling edge rate

(SDn_REF_CLK) matching

Rise-fall

matching

—20

1, 4

Notes:

1. Measurement taken from single-ended waveform.

2. Measurement taken from differential waveform.

3. Measured from –200 to +200 mV on the differential waveform (derived from SD

n_REF_CLK minus SDn_REF_CLK). The

signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is

centered on the differential zero crossing. See Figure 31.

4. Matching applies to rising edge rate for SD

n_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a

200 mV window centered on the median cross point, where SD

n_REF_CLK rising meets SDn_REF_CLK falling. The median

cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The rise edge

rate of SD

n_REF_CLK should be compared to the fall edge rate of SDn_REF_CLK, the maximum allowed difference should

not exceed 20% of the slowest edge rate. See Figure 32.

Table 40. SerDes Reference Clock Common AC Parameters (continued)

At recommended operating conditions with XVDD_SRDS1 or XVDD_SRDS2 = 1.0 V ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

VIH = +200 mV

VIL = –200 mV

0.0 V

n_REF_CLK

Minus

n_REF_CLK

Fall Edge Rate

Rise Edge Rage

n_REF_CLK

VCROSS MEDIAN

VCROSS MEDIAN + 100 mV

VCROSS MEDIAN – 100 mV

TFALL

TRISE

MPC8313VRGDDB 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MPC8313VRGDDB 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载

链接网址

MPC8313VRGDDB 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MPC8313VRGDDB 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表 下载

链接网址

数据表下载