MPC8313VRGDDB datasheet(94/100 Pages) FREESCALE

94 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

Document Revision History

23 Document Revision History

Table 73 provides a revision history for this hardware specification.

Table 73. Document Revision History

Rev.

Number

Date

Substantive Change(s)

2.1

12/2008

• Added Figure 2, after Table 2 and renumbered the following figures.

10/2008

• Added Note “The information in this document is accurate for revision 1.0, and 2.x and later. See

Section 24.1, “Part Numbers Fully Addressed by this Document,” before Section 1, “Overview.”

• Added part numbering details for all the silicon revisions in Table 74.

• Changed VIH from 2.7 V to 2.4 V in Table 7.

• Added a row for VIH level for Rev 2.x or later in Table 45.

• Added a column for maximum power dissipation in low power mode for Rev 2.x or later silicon in

Table 6.

• Added a column for Power Nos for Rev 2.x or later silicon and added a row for 400 MHz in Table 4.

• Removed footnote, “These are preliminary estimates.” from Table 4.

• Added Table 21 for DDR AC Specs on Rev 2.x or later silicon.

• Added Section 9, “High-Speed Serial Interfaces (HSSI).”

• Added LFWE, LFCLE, LFALE, LOE, LFRE, LFWP, LGTA, LUPWAIT, and LFRB in Table 63.

• In Table 39, added note 2: “This parameter is dependent on the csb_clk speed. (The MIIMCFG[Mgmt

Clock Select] field determines the clock frequency of the Mgmt Clock EC_MDC.)”

• Removed mentions of SGMII (SGMII has separate specs) from Section 8.1, “Enhanced

Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI

Electrical Characteristics.”

• Corrected Section 8.1, “Enhanced Three-Speed Ethernet Controller (eTSEC)

(10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics,” to state that

RGMII/RTBI interfaces only operate at 2.5 V, not 3.3 V.

• Added ZQ package to ordering information In Table 74 and Section 19.1, “Package Parameters for

the MPC8313E TEPBGAII” (applicable to both silicon rev. 1.0 and 2.1)

• Removed footnotes 5 and 6 from Table 1 (left over when the PCI undershoot/overshoot voltages and

maximum AC waveforms were removed from Section 2.1.2, “Power Supply Voltage Specification”).

• Removed SD_PLL_TPD (T2) and SD_PLL_TPA_ANA (R4) from Table 63.

• Added Section 8.3, “SGMII Interface Electrical Characteristics.” Removed Section 8.5.3 SGMII DC

Electrical Characteristics.

• Removed “HRESET negation to SRESET negation (output)” spec and changed “HRESET/SRESET

assertion (output)” spec to “HRESET assertion (output)” in Table 10.

• Clarified POR configuration signal specs to “Time for the device to turn off POR configuration signal

drivers with respect to the assertion of HRESET” and “Time for the device to turn on POR

configuration signal drivers with respect to the negation of HRESET” in Table 10.

• Added Section 24.2, “Part Marking,” and Figure 62.

MPC8313VRGDDB 数据表(PDF) 94 Page - Freescale Semiconductor, Inc

MPC8313VRGDDB 数据表(HTML) 94 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载