MPC8313VRGDDB datasheet(12/100 Pages) FREESCALE

12 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8313E.

4.1

DC Electrical Characteristics

Table 7 provides the system clock input (SYS_CLK_IN/PCI_SYNC_IN) DC timing specifications for the

MPC8313E.

4.2

AC Electrical Characteristics

The primary clock source for the MPC8313E can be one of two inputs, SYS_CLK_IN or PCI_CLK,

depending on whether the device is configured in PCI host or PCI agent mode. Table 8 provides the system

clock input (SYS_CLK_IN/PCI_CLK) AC timing specifications for the MPC8313E.

Table 7. SYS_CLK_IN DC Electrical Characteristics

Parameter

Condition

Symbol

Min

Max

Unit

Input high voltage

—

VIH

2.4

NVDD +0.3

Input low voltage

—

VIL

–0.3

0.4

SYS_CLK_IN input current

0 V

≤ VIN ≤ NVDD

IIN

—±10

μA

PCI_SYNC_IN input current

0 V

≤ VIN ≤ 0.5 V

NVDD –0.5 V ≤ VIN ≤ NVDD

IIN

—±10

μA

PCI_SYNC_IN input current

0.5 V

≤ VIN ≤ NVDD –0.5 V

IIN

—

±50

μA

Table 8. SYS_CLK_IN AC Timing Specifications

Parameter/Condition

Symbol

Min

Typ

Max

Unit

Notes

SYS_CLK_IN/PCI_CLK frequency

fSYS_CLK_IN

—

66.67

MHz

SYS_CLK_IN/PCI_CLK cycle time

tSYS_CLK_IN

—

SYS_CLK_IN/PCI_CLK rise and fall time

tKH, tKL

0.6

0.8

1.2

SYS_CLK_IN/PCI_CLK duty cycle

tKHK/tSYS_CLK_IN

—

SYS_CLK_IN/PCI_CLK jitter

—

±150

4, 5

Notes:

1. Caution: The system, core, security block must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYS_CLK_IN/PCI_CLK are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter—short term and long term—and is guaranteed by design.

5. The SYS_CLK_IN/PCI_CLK driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set

low to allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.

MPC8313VRGDDB 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

MPC8313VRGDDB 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载