| 数据搜索系统,热门电子元器件搜索 |
|
MPC8313VRGDDB 数据表(PDF) 20 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313VRGDDB 数据表(HTML) 20 Page - Freescale Semiconductor, Inc |
|
20 / 100 page ![]() MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1 20 Freescale Semiconductor DUART Figure 6 shows the DDR and DDR2 SDRAM output timing diagram. Figure 6. DDR and DDR2 SDRAM Output Timing Diagram Figure 7 provides the AC test load for the DDR bus. Figure 7. DDR AC Test Load 7DUART This section describes the DC and AC electrical specifications for the DUART interface. 7.1 DUART DC Electrical Characteristics Table 22 provides the DC electrical characteristics for the DUART interface. Table 22. DUART DC Electrical Characteristics Parameter Symbol Min Max Unit High-level input voltage VIH 2.0 NVDD + 0.3 V Low-level input voltage NVDD VIL –0.3 0.8 V High-level output voltage, IOH = –100 μAVOH NVDD – 0.2 — V Low-level output voltage, IOL = 100 μAVOL —0.2 V Input current (0 V ≤VIN ≤ NVDD)IIN —±5 μA ADDR/CMD tDDKHAS,tDDKHCS tDDKHMH tDDKLDS tDDKHDS MDQ[ x] MDQS[ n] MCK[ n] MCK[ n] tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX, tDDKHCX Write A0 NOOP tDDKHME tDDKHMP Output Z0 = 50 Ω GVDD/2 RL = 50 Ω |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |