数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ATtiny13A 数据表(PDF) 48 Page - ATMEL Corporation

部件名 ATtiny13A
功能描述  8-bit Microcontroller with 1K Bytes In-System Programmable Flash
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATtiny13A 数据表(HTML) 48 Page - ATMEL Corporation

Back Button ATtiny13A Datasheet HTML 44Page - ATMEL Corporation ATtiny13A Datasheet HTML 45Page - ATMEL Corporation ATtiny13A Datasheet HTML 46Page - ATMEL Corporation ATtiny13A Datasheet HTML 47Page - ATMEL Corporation ATtiny13A Datasheet HTML 48Page - ATMEL Corporation ATtiny13A Datasheet HTML 49Page - ATMEL Corporation ATtiny13A Datasheet HTML 50Page - ATMEL Corporation ATtiny13A Datasheet HTML 51Page - ATMEL Corporation ATtiny13A Datasheet HTML 52Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 174 page
background image
48
8126D–AVR–11/09
ATtiny13A
9.3.3
GIFR – General Interrupt Flag Register
• Bits 7, 4:0 – Res: Reserved Bits
These bits are reserved bits in the ATtiny13A and will always read as zero.
• Bit 6 – INTF0: External Interrupt Flag 0
When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set
(one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the cor-
responding Interrupt Vector. The flag is cleared when the interrupt routine is executed.
Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared
when INT0 is configured as a level interrupt.
• Bit 5 – PCIF: Pin Change Interrupt Flag
When a logic change on any PCINT5:0 pin triggers an interrupt request, PCIF becomes set
(one). If the I-bit in SREG and the PCIE bit in GIMSK are set (one), the MCU will jump to the cor-
responding Interrupt Vector. The flag is cleared when the interrupt routine is executed.
Alternatively, the flag can be cleared by writing a logical one to it.
9.3.4
PCMSK – Pin Change Mask Register
• Bits 7, 6 – Res: Reserved Bits
These bits are reserved bits in the ATtiny13A and will always read as zero.
• Bits 5:0 – PCINT5:0: Pin Change Enable Mask 5:0
Each PCINT5:0 bit selects whether pin change interrupt is enabled on the corresponding I/O pin.
If PCINT5:0 is set and the PCIE bit in GIMSK is set, pin change interrupt is enabled on the cor-
responding I/O pin. If PCINT5:0 is cleared, pin change interrupt on the corresponding I/O pin is
disabled.
Bit
76543210
0x3A
INTF0
PCIF
–––––
GIFR
Read/Write
R
R/W
R/W
RRRRR
Initial Value
00000000
Bit
76543210
0x15
PCINT5
PCINT4
PCINT3
PCINT2
PCINT1
PCINT0
PCMSK
Read/Write
R
R
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
00000000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com