KM416RD8ACD-RK80 datasheet(49/64 Pages) SAMSUNG

49 / 64 page

Page 46

KM416RD8AC(D)/KM418RD8AC(D)

Direct RDRAM™

Rev. 1.01 Oct. 1999

Electrical Characteristics

Timing Characteristics

Table 20: Electrical Characteristics

Symbol

Parameter and Conditions

Min

Max

Unit

Junction-to-Case thermal resistance

0.2

°C/Watt

IREF

VREF current @ VREF,MAX

-10

µA

IOH

RSL output high current @ (0

≤V

OUT≤VDD)

-10

µA

IALL

RSL IOL current @ VOL = 0.9V, VDD,MIN , TJ,MAX

30.0

90.0

∆I

RSL IOL current resolution step

2.0

rOUT

Dynamic output impedance

150

Ω

II,CMOS

CMOS input leakage current @ (0

≤V

I,CMOS≤VCMOS)

-10.0

10.0

µA

VOL,CMOS

CMOS output voltage @ IOL,CMOS= 1.0mA

0.3

VOH,CMOS

CMOS output high voltage @ IOH,CMOS= -0.25mA

VCMOS-0.3

a. This measurement is made in manual current control mode; i.e. with all output device legs sinking current.

Table 21: Timing Characteristics

Symbol

Parameter

Min

Max

Unit

Figure(s)

CTM-to-DQA/DQB output time

@ tCYCLE=3.33ns

@ tCYCLE=2.81ns

@ tCYCLE=2.50ns

-0.350a,c

-0.300b,c

-0.260c

+0.350a,c

+0.300b,c

+0.260c

Figure 55

tQR, tQF

DQA/DQB output rise and fall times

0.2

0.45

Figure 55

tQ1

SCK(neg)-to-SIO0 delay @ CLOAD,MAX = 20pF (SD read data valid).

Figure 58

tHR

SCK(pos)-to-SIO0 delay @ CLOAD,MAX = 20pF (SD read data hold).

Figure 58

tQR1, tQF1

SIOOUT rise/fall @ CLOAD,MAX = 20pF

Figure 58

tPROP1

SIO0-to-SIO1 or SIO1-to-SIO0 delay @ CLOAD,MAX = 20pF

Figure 58

tNAPXA

NAP exit delay - phase A

Figure 48

tNAPXB

NAP exit delay - phase B

Figure 48

tPDNXA

PDN exit delay - phase A

µs

Figure 48

tPDNXB

PDN exit delay - phase B

9000

tCYCLE

Figure 48

tAS

ATTN-to-STBY power state delay

tCYCLE

Figure 46

tSA

STBY-to-ATTN power state delay

tCYCLE

Figure 46

tASN

ATTN/STBY-to-NAP power state delay

tCYCLE

Figure 47

tASP

ATTN/STBY-to-PDN power state delay

tCYCLE

Figure 47

a. This parameter also applies to a -800 or -711 part when operated with tCYCLE=3.33ns.

b. This parameter also applies to a -800 part when operated with tCYCLE=2.81ns.

c. tQ,MIN and tQ,MAX for other tCYCLE values can be interpolated between or extrapolated from the timings at the 3 specified tCYCLE values.

KM416RD8ACD-RK80 数据表(PDF) 49 Page - Samsung semiconductor

KM416RD8ACD-RK80 数据表(HTML) 49 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

KM416RD8ACD-RK80 数据表(PDF) 49 Page - Samsung semiconductor

KM416RD8ACD-RK80 数据表(HTML) 49 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载