| 数据搜索系统,热门电子元器件搜索 |
|
KM416RD8ACD-RK80 数据表(PDF) 17 Page - Samsung semiconductor |
|
|
|||||||||||||||||||||||||||||
KM416RD8ACD-RK80 数据表(HTML) 17 Page - Samsung semiconductor |
|
17 / 64 page ![]() Page 14 KM416RD8AC(D)/KM418RD8AC(D) Direct RDRAM™ Rev. 1.01 Oct. 1999 COL-to-COL Packet Interaction Figure 8 shows three arbitrary packets on the COL pins. Packets “b” and “c” must be separated by an interval tCCDELAY which depends upon the command and address values in all three packets. Table 12 summarizes the tCCDELAY values for all possible cases. Cases CC1 through CC5 summarize the rules for every situ- ation other than the case when COPb is a WR command and COPc is a RD command. In CC3, when a RD command is followed by a WR command, a gap of tCAC -tCWD must be inserted between the two COL packets. See Figure 4 for more explanation of why this gap is needed. For cases CC1, CC2, CC4, and CC5, there is no restriction (tCCDELAY is tCC). In cases CC6 through CC10, COPb is a WR command and COPc is a RD command. The tCCDELAY value needed between these two packets depends upon the command and address in the packet with COPa. In particular, in case CC6 when there is WR-WR-RD command sequence directed to the same device, a gap will be needed between the packets with COPb and COPc. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place. Figure 18 (right) provides a more detailed explanation of this case. In case CC10, there is a RD-WR-RD sequence directed to the same device. If a prior write to the same device is unre- tired when COPa is issued, then a gap will be needed between the packets with COPb and COPc as in case CC6. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place. Cases CC7, CC8, and CC9 have no restriction (tCCDELAY is tCC). For the purposes of analyzing COL-to-ROW interactions, the PREC, WRA, and RDA commands of the COLC packet are equivalent to the NOCOP, WR, and RD commands. These commands also cause a precharge operation PREC to take place. This precharge may be converted to an equiva- lent PRER command on the ROW pins using the rules summarized in Figure 14. Figure 8: COL-to-COL Packet Interaction- Timing CTM/CFM DQA8..0 DQB8..0 COL4 ..COL0 ROW2 ..ROW0 T0 T4 T8 T12 T1 T5 T9 T13 T2 T6 T10 T14 T3 T7 T11 T15 T16 T T17 T18 T19 COPa a1 Transaction a: COPa COPc c1 Transaction b: COPb Transaction c: COPc a1 = {Da,Ba,Ca1} b1 = {Db,Bb,Cb1} c1 = {Dc,Bc,Cc1} tCCDELAY COPb b1 Table 12: COL-to-COL Packet Interaction - Rules Case # COPa Da Ba Ca1 COPb Db Bb Cb1 COPc Dc Bc Cc1 tCCDELAY Example CC1 xxxx xxxxx x..x x..x NOCOP Db Bb Cb1 xxxx xxxxx x..x x..x tCC CC2 xxxx xxxxx x..x x..x RD,WR Db Bb Cb1 NOCOP xxxxx x..x x..x tCC CC3 xxxx xxxxx x..x x..x RD Db Bb Cb1 WR xxxxx x..x x..x tCC+tCAC -tCWD Figure 4 CC4 xxxx xxxxx x..x x..x RD Db Bb Cb1 RD xxxxx x..x x..x tCC Figure 15 CC5 xxxx xxxxx x..x x..x WR Db Bb Cb1 WR xxxxx x..x x..x tCC Figure 16 CC6 WR == Db x x..x WR Db Bb Cb1 RD == Db x..x x..x tRTR Figure 18 CC7 WR == Db x x..x WR Db Bb Cb1 RD /= Db x..x x..x tCC CC8 WR /= Db x x..x WR Db Bb Cb1 RD == Db x..x x..x tCC CC9 NOCOP == Db x x..x WR Db Bb Cb1 RD == Db x..x x..x tCC CC10 RD == Db x x..x WR Db Bb Cb1 RD == Db x..x x..x tCC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |