数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

KM416RD8ACD-RK80 数据表(PDF) 33 Page - Samsung semiconductor

部件名 KM416RD8ACD-RK80
功能描述  128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SAMSUNG [Samsung semiconductor]
网页  http://www.samsung.com/Products/Semiconductor
标志 SAMSUNG - Samsung semiconductor

KM416RD8ACD-RK80 数据表(HTML) 33 Page - Samsung semiconductor

Back Button KM416RD8ACD-RK80 Datasheet HTML 29Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 30Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 31Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 32Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 33Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 34Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 35Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 36Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 37Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 64 page
background image
Page 30
KM416RD8AC(D)/KM418RD8AC(D)
Direct RDRAM
Rev. 1.01 Oct. 1999
S28IECO=1: Upon powerup the device enters PDN state.
The serial operations SETR, CLRR, and SETF require a
SDEVID match.
See the document detailing the reference initialization proce-
dure for more information on how to handle this in a system.
Initialization Note [3]: After the step of equalizing the total
read delay of each RDRAM has been completed (i.e.after the
TCDLY0 and TCDLY1 fields have been written for the final
time), a single final memory read transaction should be
made to each RDRAM in order to ensure that the output
pipeline stages have been cleared.
Initialization Note [4]: The SETF command (in the serial
SRQ packet) should only be issued once during the Initial-
ization process, as should the SETR and CLRR commands.
Initialization Note [5]: The CLRR command (in the serial
SRQ packet) leaves some of the contents of the memory
core in an indeterminate state.
Control Register Summary
Table 16 summarizes the RDRAM control registers. Detail
is provided for each control register in Figure 27 through
Figure 43. Read-only bits which are shaded gray are unused
and return zero. Read-write bits which are shaded gray are
reserved and should always be written with zero. The RIMM
SPD Application Note describes additional read-only
configuration registers which are present on Direct RIMMs.
The state of the register fields are potentially affected by the
IO Reset operation or the SETR/CLRR operation. This is
indicated in the text accompanying each register diagram.
Table 16: Control Register Summary
SA11..SA0
Register
Field
read-write/ read-only
Description
02116
INIT
SDEVID
read-write, 6 bits
Serial device ID. Device address for control register read/write.
PSX
read-write, 1 bit
Power select exit. PDN/NAP exit with device addr on DQA5..0.
SRP
read-write, 1 bit
SIO repeater. Used to initialize RDRAM.
NSR
read-write, 1 bit
NAP self-refresh. Enables self-refresh in NAP mode.
PSR
read-write, 1 bit
PDN self-refresh. Enables self-refresh in PDN mode.
LSR
read-write, 1 bit
Low power self-refresh. Enables low power self-refresh.
TEN
read-write, 1 bit
Temperature sensing enable.
TSQ
read-write, 1 bit
Temperature sensing output.
DIS
read-write, 1 bit
RDRAM disable.
02216
TEST34
TEST34
read-write, 16 bits
Test register. Do not read or write after SIO reset.
02316
CNFGA
REFBIT
read-only, 3 bit
Refresh bank bits. Used for multi-bank refresh.
DBL
read-only, 1 bit
Double. Specifies doubled-bank architecture
MVER
read-only, 6 bit
Manufacturer version. Manufacturer identification number.
PVER
read-only, 6 bit
Protocol version. Specifies version of Direct protocol supported.
02416
CNFGB
BYT
read-only, 1 bit
Byte. Specifies an 8-bit or 9-bit byte size.
DEVTYP
read-only, 3 bit
Device type. Device can be RDRAM or some other device category.
SPT
read-only, 1 bit
Split-core. Each core half is an individual dependent core.
CORG
read-only, 6 bit
Core organization. Bank, row, column address field sizes.
SVER
read-only, 6 bit
Stepping version. Mask version number.
04016
DEVID
DEVID
read-write, 5 bits
Device ID. Device address for memory read/write.
04116
REFB
REFB
read-write, 4 bits
Refresh bank. Next bank to be refreshed by self-refresh.
04216
REFR
REFR
read-write, 9 bits
Refresh row. Next row to be refreshed by REFA, self-refresh.
04316
CCA
CCA
read-write, 7 bits
Current control A. Controls IOL output current for DQA.
ASYMA
read-write, 2 bits
Asymmetry control. Controls asymmetry of VOL/VOH swing for DQA.
04416
CCB
CCB
read-write, 7 bits
Current control B. Controls IOL output current for DQB.
ASYMB
read-write, 2 bits
Asymmetry control. Controls asymmetry of VOL/VOH swing for DQB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com