KM416RD8ACD-RK80 datasheet(38/64 Pages) SAMSUNG

38 / 64 page

Page 35

KM416RD8AC(D)/KM418RD8AC(D)

Direct RDRAM™

Rev. 1.01 Oct. 1999

Figure 36: NAPX Register

15 14 13 12 11 10

0 DQS

NAPX4..0

NAPXA4..0

Control Register: NAPX

Address: 04516

Read/write register.

Reset value is undefined

Note - tSCYCLE is tCYCLE1 (SCK cycle time).

NAPXA4..0 - Nap Exit Phase A. This field specifies

the number of SCK cycles during the first phase for

exiting NAP mode. It must satisfy:

NAPXA•t SCYCLE ≥ tNAPXA,MAX

Do not set this field to zero.

NAPX4..0 - Nap Exit Phase A plus B. This field specifies the number of SCK

cycles during the first plus second phases for exiting NAP mode. It must satisfy:

NAPX•t SCYCLE ≥ NAPXA•t SCYCLE+tNAPXB,MAX

Do not set this field to zero.

DQS - DQ Select. This field specifies the number of SCK cycles (0 => 0.5

cycles, 1 => 1.5 cycles) between the CMD pin framing sequence and the device

selection on DQ5..0. See Figure 48 - This field must be written with a

″1″ for

this RDRAM.

Figure 37: PDNXA Register

15 14 13 12 11 10

PDNXA12..0

Read/write register.

Reset value is undefined

PDNXA4..0 - PDN Exit Phase A. This field specifies

the number of (64•SCK cycle) units during the first

phase for exiting PDN mode. It must satisfy:

PDNXA•64•t SCYCLE ≥ tPDNXA,MAX

Do not set this field to zero.

Note - only PDNXA5..0 are implemented.

Note - tSCYCLE is tCYCLE1 (SCK cycle time).

Control Register: PDNXA

Address: 04616

Figure 38: PDNX Register

15 14 13 12 11 10

PDNX12..0

Read/write register.

Reset value is undefined

PDNX4..0 - PDN Exit Phase A plus B. This field spec-

ifies the number of (256•SCK cycle) units during the

first plus second phases for exiting PDN mode. It must

satisfy:

PDNX•256•t SCYCLE ≥ PDNXA•64•t SCYCLE+

tPDNXB,MAX

If this equation can’t be satisfied, then the maximum

PDNX value should be written, and the tS4/tH4 timing

window will be modified (see Figure 49)

Do not set this field to zero.

Note - only PDNX2..0 are implemented.

Note - tSCYCLE is tCYCLE1 (SCK cycle time).

Control Register: PDNX

Address: 04716

KM416RD8ACD-RK80 数据表(PDF) 38 Page - Samsung semiconductor

KM416RD8ACD-RK80 数据表(HTML) 38 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

KM416RD8ACD-RK80 数据表(PDF) 38 Page - Samsung semiconductor

KM416RD8ACD-RK80 数据表(HTML) 38 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载