| 数据搜索系统,热门电子元器件搜索 |
|
MSC8152SVT1000B 数据表(PDF) 25 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8152SVT1000B 数据表(HTML) 25 Page - Freescale Semiconductor, Inc |
|
25 / 68 page ![]() Electrical Characteristics MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1 Freescale Semiconductor 25 2.3 Thermal Characteristics Table 4 describes thermal characteristics of the MSC8152 for the FC-PBGA packages. 2.4 CLKIN Requirements Table 5 summarizes the required characteristics for the CLKIN signal. Table 4. Thermal Characteristics for the MSC8152 Characteristic Symbol FC-PBGA 29 × 29 mm2 Unit Natural Convection 200 ft/min (1 m/s) airflow Junction-to-ambient1, 2 RθJA 18 12 °C/W Junction-to-ambient, four-layer board1, 2 RθJA 13 9 °C/W Junction-to-board (bottom)3 RθJB 5 °C/W Junction-to-case4 RθJC 0.6 °C/W Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. 2. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESDC51-6. Thermal test board meets JEDEC specification for the specified package. 3. Junction-to-board thermal resistance determined per JEDEC JESD 51-8. Thermal test board meets JEDEC specification for the specified package. 4. Junction-to-case at the top of the package determined using MIL- STD-883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer Table 5. CLKIN Requirements Parameter/Condition1 Symbol Min Typ Max Unit Notes CLKIN duty cycle — 40 — 60 % 2 CLKIN slew rate — 1 — 4 V/ns 3 CLKIN peak period jitter — — — ±150 ps — CLKIN jitter phase noise at –56 dBc — — — 500 KHz 4 AC input swing limits ΔVAC 1.5 — — V — Input capacitance CIN —— 15 pf — Notes: 1. For clock frequencies, see the Clock chapter in the MSC8152 Reference Manual. 2. Measured at the rising edge and/or the falling edge at VDDIO/2. 3. Slew rate as measured from ±20% to 80% of voltage swing at clock input. 4. Phase noise is calculated as FFT of TIE jitter. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |