数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 51 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 51 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 49Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 50Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 51Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 52Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 53Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 54Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 55Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
51
2.6.7
Asynchronous Signal Timing
Table 35 lists the asynchronous signal timing specifications.
The following interfaces use the specified asynchronous signals:
GPIO. Signals GPIO[31–0], when used as GPIO signals, that is, when the alternate multiplexed special functions are
not selected.
Note:
When used as a general purpose input (GPI), the input signal should be driven until it is acknowledged by the
MSC8152 device, that is, when the expected input value is read from the GPIO data register.
EE port. Signals EE0, EE1.
Boot function. Signal STOP_BS.
I
2C interface. Signals I2C_SCL and I2C_SDA.
Interrupt inputs. Signals IRQ[15–0] and NMI.
Interrupt outputs. Signals INT_OUT and NMI_OUT (minimum pulse width is 32 ns).
2.6.8
JTAG Signals
Table 38 lists the JTAG timing specifications shown in Figure 29 through Figure 32.
Figure 29 shows the test clock input timing diagram
Table 37. Signal Timing
Characteristics
Symbol
Type
Min
Input
tIN
Asynchronous
One CLKIN cycle
Output
tOUT
Asynchronous
Application dependent
Note:
Input value relevant for EE0, IRQ[15–0], and NMI only.
Table 38. JTAG Timing
Characteristics
Symbol
All frequencies
Unit
Min
Max
TCK cycle time
tTCKX
36.0
ns
TCK clock high phase measured at VM = VDDIO/2
tTCKH
15.0
ns
Boundary scan input data setup time
tBSVKH
0.0
ns
Boundary scan input data hold time
tBSXKH
15.0
ns
TCK fall to output data valid
tTCKHOV
20.0
ns
TCK fall to output high impedance
tTCKHOZ
24.0
ns
TMS, TDI data setup time
tTDIVKH
0.0
ns
TMS, TDI data hold time
tTDIXKH
5.0
ns
TCK fall to TDO data valid
tTDOHOV
10.0
ns
TCK fall to TDO high impedance
tTDOHOZ
12.0
ns
TRST assert time
tTRST
100.0
ns
Note:
All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.
Figure 29. Test Clock Input Timing
TCK
(Input)
VM
VM
tTCKX
tTCKH
tTCKR
tTCKR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com