数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 38 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 38 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 34Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 35Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 36Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 42Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Electrical Characteristics
Freescale Semiconductor
38
Figure 11 shows the DDR2 and DDR3 SDRAM interface input timing diagram.
2.6.1.2
DDR SDRAM Output AC Timing Specifications
Table 21 provides the output AC timing specifications for the DDR SDRAM interface.
Figure 11. DDR2 and DDR3 SDRAM Interface Input Timing Diagram
Table 21. DDR SDRAM Output AC Timing Specifications
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time
tMCK
2.5
5
ns
2
ADDR/CMD output setup with respect to MCK
• 800 MHz data rate
• 667 MHz data rate
tDDKHAS
0.917
1.10
ns
ns
3
ADDR/CMD output hold with respect to MCK
• 800 MHz data rate
• 667 MHz data rate
tDDKHAX
0.767
1.02
ns
ns
3
MCSn output setup with respect to MCK
• 800 MHz data rate
• 667 MHz data rate
tDDKHCS
0.917
1.10
ns
ns
3
MCSn output hold with respect to MCK
• 800 MHz data rate
• 667 MHz data rate
tDDKHCX
0.767
1.02
ns
ns
3
MCK to MDQS Skew
• 800 MHz data rate
• 667 MHz data rate
tDDKHMH
–0.4
–0.6
0.375
0.6
ns
4
MDQ/MECC/MDM output setup with respect to MDQS
• 800 MHz
• 667 MHz
tDDKHDS,
tDDKLDS
300
375
ps
ps
5
MDQ/MECC/MDM output hold with respect to MDQS
• 800 MHz
• 667 MHz
tDDKHDX,
tDDKLDX
300
375
ps
ps
5
MDQS preamble
tDDKHMP
–0.9
× tMCK
—ns
MDQS postamble
tDDKHME
–0.4
× tMCK
–0.6
× tMCK
ns
MCK[n]
MCK[n]
tMCK
MDQ[n]
MDQS[n]
tDISKEW
D1
D0
tDISKEW
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com