数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 46 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 43Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 44Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 45Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 46Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 49Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Electrical Characteristics
Freescale Semiconductor
46
2.6.3
TDM Timing
Table 31 provides the input and output AC timing specifications for the TDM interface.
Figure 20 shows the TDM receive signal timing.
Table 31. TDM AC Timing Specifications for 62.5 MHz1
Parameter
Symbol2
Min
Max
Unit
TDMxRCK/TDMxTCK
tDM
16.0
ns
TDMxRCK/TDMxTCK high pulse width
tDM_HIGH
7.0
ns
TDMxRCK/TDMxTCK low pulse width
tDM_LOW
7.0
ns
TDM all input setup time
tDMIVKH
3.6
ns
TDMxRD hold time
tDMRDIXKH
1.9
ns
TDMxTFS/TDMxRFS input hold time
tDMFSIXKH
1.9
ns
TDMxTCK High to TDMxTD output active
tDM_OUTAC
2.5
ns
TDMxTCK High to TDMxTD output valid
tDMTKHOV
—9.8
ns
TDMxTD hold time
tDMTKHOX
2.5
ns
TDMxTCK High to TDMxTD output high impedance
tDM_OUTHI
—9.8
ns
TDMxTFS/TDMxRFS output valid
tDMFSKHOV
—9.25
ns
TDMxTFS/TDMxRFS output hold time
tDMFSKHOX
2.0
ns
Notes:
1.
The symbols used for timing specifications follow the pattern t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the output internal
timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
2.
Output values are based on 30 pF capacitive load.
3.
Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge
they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. TDMxTCK and TDMxRCK are
shown using the rising edge.
4.
All values are based on a maximum TDM interface frequency of 62.5 MHz.
Figure 20. TDM Receive Signals
TDMxRCK
TDMxRD
TDMxRFS
TDMxRFS (output)
tDM
tDM_HIGH
tDM_LOW
tDMIVKH
tDMIVKH
tDMRDIXKH
tDMFSIXKH
tDMFSKHOV
tDMFSKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com