数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 50 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 50 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 46Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 49Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 50Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 51Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 52Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 53Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 54Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Electrical Characteristics
Freescale Semiconductor
50
Figure 26 provides the AC test load for the SPI.
Figure 26. SPI AC Test Load
Figure 27 and Figure 28 represent the AC timings from Table 36. Note that although the specifications generally reference the
rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
Figure 27 shows the SPI timings in slave mode (external clock).
Figure 27. SPI AC Timing in Slave Mode (External Clock)
Figure 28 shows the SPI timings in master mode (internal clock).
Figure 28. SPI AC Timing in Master Mode (Internal Clock)
SPI inputs—Master mode (internal clock) input hold time
tNIIXKH
0—
ns
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4—
ns
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2—
ns
Notes:
1.
The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,
tNIKHOX symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until
outputs (O) are invalid (X).
2.
Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal.
Timings are measured at the pin.
Table 36. SPI AC Timing Specifications
Parameter
Symbol 1
Min
Max
Unit
Note
Output
Z0 = 50 Ω
VDDIO/2
RL = 50 Ω
SPICLK (input)
tNEIXKH
tNEKHOV
Input Signals:
SPIMOSI
(See note)
Output Signals:
SPIMISO
(See note)
tNEIVKH
tNEKHOX
Note: measured with SPMODE[CI] = 0, SPMODE[CP] = 0
SPICLK (output)
tNIIXKH
tNIKHOV
Input Signals:
SPIMISO
(See note)
Output Signals:
SPIMOSI
(See note)
tNIIVKH
tNIKHOX
Note: measured with SPMODE[CI] = 0, SPMODE[CP] = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com