数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 61 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 61 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 57Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 58Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 59Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 60Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 61Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 62Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 63Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 64Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 65Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 68 page
background image
Hardware Design Considerations
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
61
3.5.1.4
DDR2 Unused MAPAR Pin Connections
When the MAPAR signals are not used, refer to Table 43 to determine the correct pin connections.
3.5.2
HSSI-Related Pins
3.5.2.1
HSSI Port Is Not Used
The signal names in Table 44 and Table 45 are generic names for a RapidIO interface. For actual pin names refer to Table 1.
3.5.2.2
HSSI Specific Lane Is Not Used
Table 43. Connectivity of MAPAR Pins for DDR2
Signal Name
Pin connection
MAPAR_OUT
NC
MAPAR_IN
NC
Notes:
1.
For the signals listed in this table, the initial M stands for M1 or M2 depending on which DDR controller is used for DDR2.
2.
For MSC8152 Revision 1 silicon, these pins were connected to GND. For newer revisions of the MSC8152, connecting these
pins to GND increases device power consumption.
Table 44. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used
Signal Name
Pin Connection
SR_IMP_CAL_RX
NC
SR_IMP_CAL_TX
NC
SR[1–2]_REF_CLK
SXCVSS
SR[1–2]_REF_CLK
SXCVSS
SR[1–2]_RXD[3–0]
SXCVSS
SR[1–2]_RXD[3–0]
SXCVSS
SR[1–2]_TXD[3–0]
NC
SR[1–2]_TXD[3–0]
NC
SR[1–2]_PLL_AVDD
In use
SR[1–2]_PLL_AGND
In use
SXPVSS
In use
SXCVSS
In use
SXPVDD
In use
SXCVDD
In use
Note:
All lanes in the HSSI SerDes should be powered down. Refer to the MSC8152 Reference Manual for details.
Table 45. Connectivity of HSSI Related Pins When Specific Lane Is Not Used
Signal Name
Pin Connection
SR_IMP_CAL_RX
In use
SR_IMP_CAL_TX
In use
SR[1–2]_REF_CLK
In use
SR[1–2]_REF_CLK
In use



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com