MSC8152SVT1000B datasheet(40/68 Pages) FREESCALE

40 / 68 page

MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1

Electrical Characteristics

Freescale Semiconductor

Figure 13 shows the DDR SDRAM output timing diagram.

Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus.

2.6.1.3

DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface.

Figure 15 shows the differential timing specification.

Note:

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as

MCK or MDQS).

Figure 13. DDR SDRAM Output Timing

Figure 14. DDR2 and DDR3 Controller Bus AC Test Load

Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications

ADDR/CMD

tDDKHAS, tDDKHCS

tDDKHMH

tDDKLDS

tDDKHDS

MDQ[x]

MDQS[n]

MCK[n]

tMCK

tDDKLDX

tDDKHDX

tDDKHAX ,tDDKHCX

Write A0

NOOP

tDDKHME

tDDKHMP

Output

Z0 = 50 Ω

RL = 50 Ω

VDDDDR/2

VTR

VCP

GND

GVDD

VOX or VIX

GVDD/2

MSC8152SVT1000B 数据表(PDF) 40 Page - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载