数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8152SVT1000B 数据表(PDF) 45 Page - Freescale Semiconductor, Inc

部件名 MSC8152SVT1000B
功能描述  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B 数据表(HTML) 45 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 43Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 44Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 45Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 46Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 49Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 68 page
background image
Electrical Characteristics
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
45
2.6.2.4
SGMII AC Timing Specifications
Note:
Specifications are valid at the recommended operating conditions listed in Table 3.
Transmitter and receiver AC characteristics are measured at the transmitter outputs (SR[1–2]_TX[n] and SR[1–2]_TX[n]) or at
the receiver inputs (SR[1–2]_RX[n] and SR[1–2]_RX[n]) as depicted in Figure 19, respectively.
Table 29 provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing
specifications do not include REF_CLK jitter.
Table 30 provides the SGMII receiver AC timing specifications. The AC timing specifications do not include REF_CLK jitter.
Figure 19. SGMII AC Test/Measurement Load
Table 29. SGMII Transmit AC Timing Specifications
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Deterministic Jitter
JD
0.17
UI p-p
Total Jitter
JT
0.35
UI p-p
2
Unit Interval
UI
799.92
800
800.08
ps
1
Notes:
1.
See Figure 18 for single frequency sinusoidal jitter limits
2.
Each UI is 800 ps ± 100 ppm.
Table 30. SGMII Receive AC Timing Specifications
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Deterministic Jitter Tolerance
JD
0.37
UI p-p
1, 2
Combined Deterministic and Random Jitter Tolerance
JDR
0.55
UI p-p
1, 2
Total Jitter Tolerance
JT
0.65
UI p-p
1,2
Bit Error Ratio
BER
10-12
——
Unit Interval
UI
799.92
800.00
800.08
ps
3
Notes:
1.
Measured at receiver.
2.
Refer to RapidIOTM 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications. Also see Figure 18.
3.
Each UI is 800 ps ± 100 ppm.
TX
Silicon
+ Package
D+ Package
Pin
D– Package
Pin
C = CTX
C = CTX
R = 50
Ω
R = 50
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com