数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1048ARQZ-R7 数据表(PDF) 28 Page - Analog Devices

部件名 ADP1048ARQZ-R7
功能描述  Digital Power Factor Correction Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 28 Page - Analog Devices

Back Button ADP1048ARQZ-R7 Datasheet HTML 24Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 25Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 26Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 27Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 28Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 29Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 30Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 31Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 84 page
background image
ADP1047/ADP1048
Data Sheet
Rev. 0 | Page 28 of 84
MANUFACTURER-SPECIFIC FLAG RESPONSE
Manufacturer-specific flags follow a different response from the
standard PMBus flags because these flags are much faster and,
in some cases, operate on a pulse-by-pulse basis.
FAST OCP Flag Response (Register 0xFE00)
The fast OCP flag responds to an overcurrent condition that
occurs on the comparator connected to the ILIM pin. This
comparator performs a pulse-by-pulse current limiting func-
tion (see the Fast Overcurrent Protection (ILIM Pin) section).
Four different actions can be programmed for this flag using
Bits[7:6]. Regardless of the programmed flag response, the PWM
pulse is always terminated when the threshold programmed for
the comparator is crossed.
00 (ignore, do nothing). No action is taken. The PWM
pulses are still terminated as long as the OCP condition
persists.
01 (shut down and soft start). The power supply is shut
down, and a soft start sequence is initiated after the delay
that is programmed in the IIN_OC_FAULT_RESPONSE
register (Register 0x5C, Bits[2:0]).
10 (shutdown and wait for PSON). After the number
of switching cycles programmed in Bits[5:4], the power
supply is shut down until the PSON signal is received.
11 (disable the PWM until the flag is cleared). After the
number of switching cycles programmed in Bits[5:4], the
PWM is disabled until the flag is cleared; no soft start is
initiated.
FAST OVP Flag Response (Register 0xFE01)
The fast OVP flag responds to an overvoltage condition on
the programmable comparator connected to the OVP pin.
This comparator constantly monitors the output voltage and
its operation (see the Fast Overvoltage Protection (OVP Pin)
section).
Four different actions can be programmed for this flag.
00 (ignore, do nothing). No action is taken.
01 (shut down and soft start). The power supply is shut
down, and a soft start sequence is initiated after the delay
programmed in the VOUT_OV_FAULT_RESPONSE
register (Register 0x41, Bits[2:0]).
10 (immediate shutdown and wait for PSON). The power
supply is shut down until the PSON signal is received.
11 (disable the PWM until the flag is cleared). The PWM is
disabled until the flag is cleared; no soft start is done.
OLP Flag Response (Register 0xFE02)
The OLP flag responds to differences between the OVP and
VFB pins. Open-loop protection detects a difference in voltage
in excess of ~100 mV, which equates to approximately 6.6% of
the full-scale range (see the Open-Loop Protection section).
Four different actions can be programmed for this flag.
00 (ignore, do nothing). No action is taken.
01 (shut down and soft start). The power supply is shut
down, and a soft start sequence is initiated after the delay
programmed in the VOUT_OV_FAULT_RESPONSE
register (Register 0x41, Bits[2:0]).
10 (immediate shutdown and wait for PSON). The power
supply is shut down until the PSON signal is received.
11 (disable the PWM until the flag is cleared). The PWM is
disabled until the flag is cleared; no soft start is done.
VDD and VCORE OV Flag Response (Register 0xFE03 and
Register 0xFE04)
These two flags respond to an overvoltage condition on the
VDD (3.3 V) and VCORE (2.5 V) rails. These rails must be
properly decoupled and filtered to guarantee proper operation
of the digital controller. The controller can be programmed to
ignore the flags or to shut down and restart. A debounce time
of 2.56 μs or 660 μs can be set.
The controller can also be instructed to reload the contents
of the EEPROM upon restart or to resume operation without
reloading the EEPROM contents. Reloading the contents of the
EEPROM to RAM prevents device malfunction if the RAM
contents have been corrupted during the overvoltage condition.
BLANKING AND
DEBOUNCE
TERMINATE
PWM PULSE
FAST OCP
ILIM
FLAG SET,
PROGRAMMED
ACTIONS
TIMEOUT
1 TO 8 TIMES
Figure 26. Fast OCP Flag



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com