数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1048ARQZ-R7 数据表(PDF) 17 Page - Analog Devices

部件名 ADP1048ARQZ-R7
功能描述  Digital Power Factor Correction Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 17 Page - Analog Devices

Back Button ADP1048ARQZ-R7 Datasheet HTML 13Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 14Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 15Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 16Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 17Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 18Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 19Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 20Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 84 page
background image
Data Sheet
ADP1047/ADP1048
Rev. 0 | Page 17 of 84
POWER FACTOR CORRECTION CONTROL LOOP
The ADP1047/ADP1048 implement the average current mode
power factor correction control loop using a traditional multi-
plier approach. The implementation of the loop is digital, and
all the signals are converted from analog to digital before they
are processed by the control loop. Σ-Δ ADCs are used to achieve
high performance, cost-effective implementation. Each ADC
has its own dedicated voltage reference.
DIGITAL COMPENSATION FILTERS
The ADP1047/ADP1048 are digital PFC controllers with ac power
monitoring. They are implemented in the digital domain using
a dedicated state machine, which allows the user to program the
loop response specifically, with no need for external loop
compensation.
The detailed control loop configuration is illustrated in Figure 14.
VREF is the digital reference voltage setting; VFB is the sensed feed-
back voltage of the output. The difference between VREF and VFB
is processed first by the voltage loop filter (HV). Its output, VEA,
is then multiplied by the instantaneous rectified input voltage,
VAC, and divided by the square of the rms value of VAC. The result,
IREF, is used as the reference signal for the current. The output of
the current loop filter (HI) is the duty cycle command. The
mathematical expression is
2
_ RMS
AC
AC
EA
REF
V
V
V
I
×
=
Both the voltage loop and current loop digital compensating
filters, HV(z) and HI(z), are programmable. The filter transfer
function in the digital domain is
()1
256
⎛ −
×
×
=
z
a
z
b
k
H(z)
where:
a
is the filter zero.
b
is the filter gain.
k
is related to the switching frequency.
The frequency gains and zero locations can all be programmed
individually to tailor the loop response to the application. It is
recommended that the Analog Devices, Inc., GUI software be
used to program the filter (see the Software GUI section). The
GUI displays the filter response in Bode plot format and can be
used to calculate all stability criteria for the power supply.
Optimized Compensation Filters
Instead of a single programmable compensation filter, the
ADP1047/ADP1048 offer the following filter presets so that
the dynamic response of the control loop can be tailored to
optimize different operating conditions.
Low line current filter
High line current filter
Fast voltage compensation filter
The ADP1047/ADP1048 can be configured to switch auto-
matically between the high and low line filters when the rms
value of the ac line crosses the programmed threshold between
the high and low lines. (The high line threshold is programmed
in Register 0xFE35; the low line threshold is programmed in
Register 0xFE36.)
The ADP1047/ADP1048 check for the value of the rms input
voltage at each half line cycle. When a transition between the
high and low line threshold is detected, the part waits for four
full line cycles before switching to the correct filter at the zero
crossing of the input line cycle. This is done to avoid spurious
transitions due to a missing or distorted voltage line cycle.
During soft start, one of four combinations of filters can be
used, depending on whether the fast loop mode is enabled
and whether the high line or low line is detected for soft start
(see Table 8).
+
VFB
HV (z)
VREF
VEA
+
IL
IREF
DUTY CYCLE
HI (z)
VAC
V2AC_RMS
Figure 14. Control Loop Digital Filters
Table 8. Summary of the PFC Digital Compensation Filters for Soft Start
Line Filter
Normal Compensation Filter
Fast Voltage Compensation Filter
High Line
High line current filter, normal voltage filter
High line current filter, fast voltage filter
Low Line
Low line current filter, normal voltage filter
Low line current filter, fast voltage filter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com