数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1048ARQZ-R7 数据表(PDF) 18 Page - Analog Devices

部件名 ADP1048ARQZ-R7
功能描述  Digital Power Factor Correction Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 18 Page - Analog Devices

Back Button ADP1048ARQZ-R7 Datasheet HTML 14Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 15Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 16Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 17Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 18Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 19Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 20Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 21Page - Analog Devices ADP1048ARQZ-R7 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 84 page
background image
ADP1047/ADP1048
Data Sheet
Rev. 0 | Page 18 of 84
Fast Loop Mode
During transients, a fast loop mode is enabled to allow for faster
loop responses. Typical timing can be seen in Figure 15. The
fast loop mode has separate settings and can be programmed to
respond quickly to load transients. The user can disable the fast
loop mode if it is not required by the application.
PROGRAMMABLE
RANGE
ILOAD
VOUT
FAST LOOP
VREC
PROGRAM-
MABLE
DELAY
(0 TO 7
HALF LINE
CYCLES)
Figure 15. Fast Loop for Transient Response Improvement
When fast loop mode is enabled and the feedback output voltage
is out of range from the desired reference value (programmable
band of 1.5%, 3%, 6%, or 12%, set in Register 0xFE24), the
ADP1047/ADP1048 enter fast loop mode.
To ensure a smooth transition, the ADP1047/ADP1048 switch
from the regular filter to the fast loop filter at the zero crossing
of the rectified input voltage. When the output voltage returns
to regulation within the programmed band, the controller
switches back (after a programmable delay of 0 to 7 half line
cycles) to the normal loop at the next zero crossing of the
rectified input voltage.
If the output voltage does not return to regulation within the
programmed band after a fixed time of 630 ms, the control loop
automatically switches back to the normal loop.
In the normal compensation loop, the sampling frequency of
the output voltage is the same as the ripple oscillation frequency
(which is commonly 100 Hz or 120 Hz).
During fast loop operation, the feedback voltage is sampled
at 1.5 kHz, and the fast filter is applied to regulate the output
voltage. The output voltage is averaged and decimated at
1.5 kHz (see Figure 16).
VFB
VFB ERROR
FAST LOOP
VFB FAST ERROR
NORMAL FILTER
@ 100Hz
FAST FILTER
@ 1.5kHz
Figure 16. Fast Loop Operation
Based on the requirements of the application, the user can enable
or disable the fast loop mode by programming Register 0xFE24.
It is recommended that fast loop mode be enabled for the
ADP1047/ADP1048 during large load transients. The fast loop
mode settings are also used during soft start, even when the fast
loop is disabled.
PULSE-WIDTH MODULATION
The ADP1047/ADP1048 can implement either leading edge or
trailing edge modulation. Trailing edge modulation is the more
popular modulation scheme. Using trailing edge modulation,
the rms ripple current in the bulk capacitors can be reduced
when used with downstream converter synchronization. It is
recommended that the Analog Devices, Inc., GUI software be
used to program PWM (see the Software GUI section).
DUTY CYCLE MINIMUM/MAXIMUM LIMITS
The ADP1047/ADP1048 allow the user to program the mini-
mum off time and the minimum on time for the PWM outputs
separately, thereby allowing the minimum and maximum duty
cycles to be set.
The minimum off time represents the minimum time that the
PWM is low during each switching cycle. It can be programmed
from 40 ns to 1.2 μs in steps of 80 ns using Register 0xFE15,
Bits[3:0]. In this way, the maximum duty cycle can be clamped
between 96% and 99.8% at the minimum frequency and
between 48.8% and 96.8% at the maximum frequency.
The minimum on time is the smallest PWM pulse that the mod-
ulator generates on the PWM output. It can be programmed
from 0 ns to 1200 ns in steps of 80 ns using Register 0xFE15,
Bits[7:4].
AUXILIARY PWM OUTPUT (ADP1047 ONLY)
For the ADP1047, the PWM2 pin is the output for the auxiliary
PWM, which can be independent of the main PWM output.
PWM2 can be used as the control signal for auxiliary switching
in the zero-voltage transition soft-switched PFC boost circuit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com