ADP1048ARQZ-R7 datasheet(45/84 Pages) AD

45 / 84 page

Data Sheet

ADP1047/ADP1048

Rev. 0 | Page 45 of 84

DETAILED REGISTER DESCRIPTIONS

OPERATION REGISTER

Table 17. Register 0x01—OPERATION

Bits

Bit Name

R/W

Description

Enable

R/W

This bit determines the device response to the OPERATION command.

0 = immediate off (no sequencing).

1 = device on.

RSVD

Always reads as 0.

[5:4]

Margin control

These bits set the output voltage margin level and are hardcoded to a value of 00.

[3:2]

Margin fault

response

These bits set the device response to an output OVP/UVP warning or fault after the output is

margined. These bits are hardcoded to a value of 01.

[1:0]

RSVD

Reserved.

ON_OFF_CONFIG REGISTER

Table 18. Register 0x02—ON_OFF_CONFIG

Bits

Bit Name

R/W

Description

[7:5]

RSVD

Reserved.

Power-up control

R/W

Set the device power-up response.

0 = device powers up when power is present.

1 = device powers up only when commanded by the control pin (PSON) and the OPERATION

command.

Command

enable

R/W

Control how the device responds to the OPERATION command.

0 = ignore the OPERATION command.

1 = the OPERATION command must be set to 1 to enable the device (in addition to setting Bit 2).

Pin enable

R/W

Control how the device responds to the value of the control pin (PSON).

0 = ignore the control pin (PSON).

1 = the control pin must be asserted to enable the device (in addition to setting Bit 3).

Control pin

polarity

R/W

Set the polarity of the control pin (PSON).

0 = active low.

1 = active high.

Power-down

delay

Actions to take on power-down. This bit always reads as 1 (turn off the output and stop energy

transfer to the output as fast as possible).

CLEAR_FAULTS COMMAND

Code 0x03, send byte, no data. This command clears all fault bits in all registers simultaneously.

WRITE_PROTECT REGISTER

Table 19. Register 0x10—WRITE_PROTECT

Bits

Bit Name

R/W

Description

Write Protect 1

R/W

Setting this bit disables writes to all commands except for WRITE_PROTECT.

Write Protect 2

R/W

Setting this bit disables writes to all commands except for WRITE_PROTECT, OPERATION, and

EEPROM_PAGE_ERASE.

Write Protect 3

R/W

Setting this bit disables writes to all commands except for WRITE_PROTECT, OPERATION,

EEPROM_PAGE_ERASE, ON_OFF_CONFIG, and VOUT_COMMAND.

[4:0]

RSVD

Reserved.

RESTORE_DEFAULT_ALL COMMAND

Code 0x12, send byte, no data. This command downloads the factory default parameters from EEPROM into operating memory.

STORE_USER_ALL COMMAND

Code 0x15, send byte, no data. This command copies the entire contents of operating memory into EEPROM (Page 1 of the main block).

ADP1048ARQZ-R7 数据表(PDF) 45 Page - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

ADP1048ARQZ-R7 数据表(PDF) 45 Page - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载