ADP1048ARQZ-R7 datasheet(79/84 Pages) AD

79 / 84 page

Data Sheet

ADP1047/ADP1048

Rev. 0 | Page 79 of 84

Table 148. Register 0xFE81—Latched Flag 1

Bits

Bit Name

R/W

Description

RSVD

Reserved.

EEPROM_UNLOCKED

1 = EEPROM is unlocked and its contents can be written.

EEPROM_CRC

1 = downloaded EEPROM contents are incorrect.

I2C_ADDRESS

1 = the resistor on the ADD pin has a value that can cause an error in the address assignment

(the address falls too close to the threshold between two addresses).

LOW_LINE

1 = input voltage is higher than the high line threshold.

FAST_OCP

1 = the threshold set for the comparator on the ILIM pin has been crossed.

SYNC_LOCK

1 = external synchronization frequency is locked.

AC_OK

This flag is a programmable combination of other internal flags and refers to the condition of

the input voltage. A value of 1 means that the output of the AC_OK pin is low.

Table 149. Register 0xFE82—Latched Flag 2

Bits

Bit Name

R/W

Description

[7:6]

RSVD

Reserved.

LOW_POWER

1 = input power has dropped below the threshold for low power mode operation.

FAST_LOOP

1 = fast loop compensation filter is in use.

VCORE_OV

1 = an overvoltage condition is present on the VCORE rail.

VDD_3.3V_OV

1 = an overvoltage condition is present on the VDD rail.

VDD_3.3V_UV

1 = an undervoltage condition is present on the VDD rail.

RSVD

Reserved.

PWM VALUE REGISTER

Table 150. Register 0xFE84—PWM Value

Bits

Bit Name

R/W

Description

[7:0]

PWM value

Return the eight MSBs of the PWM value (10 bits).

VAC_LINE_PERIOD REGISTER

Table 151. Register 0xFE85—VAC_LINE_PERIOD

Bits

Bit Name

R/W

Description

[7:0]

VAC line period

Return the measured period on the VAC pin signal. Each LSB corresponds to 163.84 μs.

READ TEMPERATURE ADC REGISTER

Table 152. Register 0xFE86—Read Temperature ADC

Bits

Bit Name

R/W

Description

[15:0]

RTD temperature

Return the measured temperature in ADC 12-bit format.

POWER METERING OFFSET TRIM FOR HIGH LINE INPUT REGISTER

Table 153. Register 0xFE8E—Power Metering Offset Trim for High Line Input

Bits

Bit Name

R/W

Description

Offset trim polarity

R/W

1 = negative offset trim is introduced.

0 = positive offset trim is introduced.

[6:0]

Power meter offset

trim

R/W

This value calibrates the power meter offset at the high line input voltage. Each LSB corresponds

to 0.0625/128 of the full input power.

ADP1048ARQZ-R7 数据表(PDF) 79 Page - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

ADP1048ARQZ-R7 数据表(PDF) 79 Page - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载