ADP1048ARQZ-R7 datasheet(52/84 Pages) AD

52 / 84 page

ADP1047/ADP1048

Data Sheet

Rev. 0 | Page 52 of 84

VIN_UV_FAULT_RESPONSE REGISTER

This register instructs the device on actions to take due to an input undervoltage fault condition.

Table 38. Register 0x5A—VIN_UV_FAULT_RESPONSE

Bits

Bit Name

R/W

Description

[7:6]

Response

R/W

These bits determine the device response to an input undervoltage fault condition.

Bit 7

Bit 6

Response

Do nothing.

Continue operation for the time specified by Delay Time 1 (Bits[2:0]). If the fault

persists, retry the number of times specified by the retry setting (Bits[5:3]).

Shut down, disable the output, and retry the number of times specified by the

retry setting (Bits[5:3]).

Disable the output and wait for the fault to clear. After the fault is cleared,

reenable the output.

[5:3]

Retry setting

R/W

Number of retry attempts following a fault condition. If the fault persists after the programmed

number of attempts, the output is disabled and remains off until the fault is cleared. A fault

condition can be cleared by a reset, a power-off/power-on sequence, or a loss of bias power. The

time between restart attempts is specified by Delay Time 2 (Bits[2:0]).

Bit 5

Bit 4

Bit 3

Number of Retries

Infinite

[2:0]

Delay times

R/W

Delay Time 1 is the delay before the device disables the output after a fault condition is detected.

Delay Time 2 is the time between restart attempts.

Bit 2

Bit 1

Bit 0

Delay Time 1

Delay Time 2

10 ms

252 ms

20 ms

558 ms

40 ms

924 ms

80 ms

1260 ms

160 ms

1596 ms

320 ms

1932 ms

640 ms

2268 ms

1280 ms

2604 ms

IIN_OC_FAULT_LIMIT REGISTER

This register sets the accurate overcurrent threshold measured at the PFC input that causes an overcurrent fault condition.

Table 39. Register 0x5B—IIN_OC_FAULT_LIMIT

Bits

Bit Name

R/W

Description

[15:11]

Exponent

Return the exponent (N) used in current linear mode format (X = Y × 2N). The exponent is set in the

exponent register (Register 0xFE39, Bits[10:6]).

[10:8]

High bits

R/W

Mantissa high bits (Y[10:8]) used in current linear mode format (X = Y × 2N).

[7:0]

Low byte

R/W

Mantissa low byte (Y[7:0]) used in current linear mode format (X = Y × 2N).

ADP1048ARQZ-R7 数据表(PDF) 52 Page - Analog Devices

ADP1048ARQZ-R7 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载