WM8904ECSSLASHR datasheet(136/188 Pages) WOLFSON

136 / 188 page

WM8904

Pre-Production

PP, Rev 3.3, September 2012

136

Note that, if power is removed from the WM8904 or if a software reset is performed, then the default

sequence will be restored, and the DC offset correction will be necessary on the output paths once

more.

ADDRESS

VALUE

DESCRIPTION

R108 (6Ch)

Write Sequencer 0

0111h

WSEQ_ENA = 1

WSEQ_WRITE_INDEX = 11h

This enables the Write Sequencer and selects WSEQ

Index 17 (11h) for modification

R109 (6Dh)

Write Sequencer 1

00FFh

WSEQ_DATA_WIDTH = 000

WSEQ_DATA_START = 0000

WSEQ_ADDR = FFh

This modifies WSEQ Index 17 (11h) with Dummy step

R110 (6Eh)

Write Sequencer 2

0000h

WSEQ_EOS = 0

WSEQ_DELAY = 0000

WSEQ_DATA = 00h

This modifies WSEQ Index 17 (11h) with Dummy step

R111 (6Fh)

Write Sequencer 3

0100h

WSEQ_ABORT = 0

WSEQ_START = 1

WSEQ_START_INDEX = 00h

This starts the Write Sequencer at Index address 0 (00h)

R33 (21h)

DAC Digital 1

0000h

DAC_MONO = 0

DAC_SB_FILT = 0

DAC_MUTERATE = 0

DAC_UNMUTE_RAMP = 0

DAC_OSR128 = 0

DAC_MUTE = 0

DEEMPH = 00

This un-mutes the DACs

Table 92 Fast Start-up from Standby Control

The WSEQ_BUSY bit (in Register R112, see Table 85) will be set to 1 while the sequence runs.

When this bit returns to 0, the device has been set up and is ready for DAC playback operation.

QUICK SHUTDOWN (DEFAULT SEQUENCE)

The default shutdown sequence assumes the initial device conditions are as configured by the default

start-up sequence. Assuming 12.288MHz input clock, the shutdown sequence will take approximately

350ms to complete.

The following register operation will initiate the default shutdown sequence.

ADDRESS

VALUE

DESCRIPTION

R111 (6Fh)

Write Sequencer 3

0119h

WSEQ_ABORT = 0

WSEQ_START = 1

WSEQ_START_INDEX = 19h

This starts the Write Sequencer at Index address 25 (19h)

Table 93 Quick Shutdown Control

The WSEQ_BUSY bit (in Register R112, see Table 85) will be set to 1 while the sequence runs.

When this bit returns to 0, the system clock can be disabled (CLK_SYS_ENA=0) and MCLK can be

stopped.

WM8904ECS/R 数据表(PDF) 136 Page - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 136 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载