WM8321 datasheet(111/253 Pages) WOLFSON

111 / 253 page

Production Data

WM8321

PD, February 2012, Rev 4.0

111

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R16440

(4038h)

R16451

(4043h)

GPn_DIR

GPIOn pin direction

0 = Output

1 = Input

14:13

GPn_PULL

[1:0]

GPIOn Pull-Up / Pull-Down

configuration

00 = No pull resistor

01 = Pull-down enabled

10 = Pull-up enabled

11 = Reserved

GPn_INT_M

ODE

GPIOn Interrupt Mode

0 = GPIO interrupt is rising edge

triggered (if GPn_POL=1) or falling

edge triggered (if GPn_POL=0)

1 = GPIO interrupt is triggered on

rising and falling edges

GPn_PWR_D

GPIOn Power Domain

See Table 56.

GPn_POL

GPIOn Polarity select

0 = Inverted (active low)

1 = Non-Inverted (active high)

GPn_OD

GPIOn Output pin configuration

0 = CMOS

1 = Open Drain

GPn_ENA

GPIOn Enable control

0 = GPIO pin is tri-stated

1 = Normal operation

3:0

GPn_FN [3:0]

0000

GPIOn Pin Function

See Table 57.

Note: n

is a number between 1 and 12 that identifies the individual GPIO.

Note:

The default values noted are valid when the WM8321 powers up to the OFF state, or if the

1 to 6, these registers are overwritten with the respective ICE or OTP memory contents when an

ON transition is scheduled.

Table 54 GPIO Pin Configuration

When the GPIO output function is selected (GPn_FN = 0h, GPn_DIR = 0), the state of a GPIO output

is controlled by writing to the corresponding GPn_LVL register bit, as defined in Table 55.

The logic level of a GPIO input is determined by reading the corresponding GPn_LVL register bit. If

GPn_POL is set, then the read value of the GPn_LVL field for a GPIO input is the inverse of the

external signal. Note that, when the GPIO input level changes, the logic level of GPn_LVL will only be

updated after the maximum de-bounce period, as listed in Table 52. An input pulse that is shorter

than the minimum de-bounce period will be filtered by the de-bounce function and will be ignored.

If a GPIO is configured as a CMOS output (ie. GPn_OD = 0), then the read value of the GPn_LVL

field will indicate the logic level of that output. If GPn_POL is set, then the read value of the GPn_LVL

field for a GPIO output is the inverse of the level on the external pad.

If a GPIO is configured as an Open Drain output, then the read value of GPn_LVL is only valid when

the internal pull-up resistor is enabled on the pin (ie. when GPn_PULL = 10). The read value is also

affected by the GPn_POL bit, as described above for the CMOS case.

If a GPIO is tri-stated (GPn_ENA = 0), then the read value of the corresponding GPn_LVL field is

invalid.

WM8321 数据表(PDF) 111 Page - Wolfson Microelectronics plc

WM8321 数据表(HTML) 111 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载