| 数据搜索系统,热门电子元器件搜索 |
|
WM8321 数据表(PDF) 134 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8321 数据表(HTML) 134 Page - Wolfson Microelectronics plc |
|
134 / 253 page ![]() WM8321 Production Data w PD, February 2012, Rev 4.0 134 25 WATCHDOG TIMER The WM8321 includes a Watchdog Timer designed to detect a possible software fault condition where the host processor has locked up. The Watchdog Timer is a free-running counter driven by the internal RC oscillator. The Watchdog Timer is enabled by default; it can be enabled or disabled by writing to the WDOG_ENA register bit. The Watchdog behaviour in SLEEP is configurable; it can either be set to continue as normal or to be disabled. The Watchdog behaviour in SLEEP is determined by the WDOG_SLPENA bit. The watchdog timer duration is set using WDOG_TO. The watchdog timer can be halted for debug purposes using the WDOG_DEBUG bit. The Watchdog reset source is selectable between Software and Hardware triggers. (Note that the de- selected reset source has no effect.) If the Watchdog is not reset within a programmable timeout period, this is interpreted by the WM8321 as a fault condition. The Watchdog Timer then either triggers a Device Reset, or issues a WAKE request or raises an Interrupt. This primary action is determined by the WDOG_PRIMACT register field. If the Watchdog is not reset within a further timeout period of the Watchdog counter, a secondary action is triggered. The secondary action taken at this point is determined by the WDOG_SECACT register field. The Watchdog reset source is selected using the WDOG_RST_SRC register bit. When Software WDOG reset source is selected, the Watchdog is reset by writing a ‘1’ to the WDOG_RESET field. When Hardware WDOG reset source is selected, the Watchdog is reset by toggling a GPIO pin that has been configured as a Watchdog Reset Input (see Section 21). If a Device Reset is triggered by the watchdog timeout, the WM8321 asserts the RESET ¯¯¯¯¯¯ pin, resets the internal control registers (excluding the RTC) and initiates a start-up sequence. Note that, following a Device Reset, the action taken on subsequent timeout of the Watchdog Timer will be determined by the WDOG_PRIMACT register. If the watchdog timeout fault persists, then a maximum of 6 Device Reset attempts will be made. See Section 24. If the watchdog timeout occurs more than 6 times, the WM8321 will remain in the OFF state until the next valid ON state transition event occurs. Note that the Watchdog control registers are locked by the WM8321 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4. ADDRESS BIT LABEL DEFAULT DESCRIPTION R16388 (4004h) Watchdog 15 WDOG_ENA 1 Watchdog Timer Enable 0 = Disabled 1 = Enabled (enables the watchdog; does not reset it) Protected by user key 14 WDOG_DEBU G 0 Watchdog Pause 0 = Disabled 1 = Enabled (halts the Watchdog timer for system debugging) Protected by user key 13 WDOG_RST_S RC 1 Watchdog Reset Source 0 = Hardware only 1 = Software only Protected by user key 12 WDOG_SLPE NA 0 Watchdog SLEEP Enable 0 = Disabled 1 = Controlled by WDOG_ENA Protected by user key 11 WDOG_RESE T 0 Watchdog Software Reset 0 = Normal 1 = Watchdog Reset (resets the watchdog, if WDOG_RST_SRC = 1) Protected by user key |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |