| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE25F2 数据表(PDF) 58 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE25F2 数据表(HTML) 58 Page - STMicroelectronics |
|
58 / 166 page ![]() Power saving modes ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 58/166 Doc ID 8349 Rev 5 Note: As soon as ACTIVE-HALT is enabled, executing a HALT instruction while the Watchdog is active does not generate a RESET. This means that the device cannot spend more than a defined delay in this power saving mode. Figure 26. ACTIVE-HALT timing overview 1. This delay occurs only if the MCU exits ACTIVE-HALT mode by means of a RESET. Figure 27. ACTIVE-HALT mode Flow-chart 1. Peripherals clocked with an external clock source can still be active. 2. Only the RTC1 interrupt and some specific interrupts can exit the MCU from ACTIVE-HALT mode. Refer to Table 12: Interrupt mapping for more details. 3. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped. halt Run Run 256 or 4096 CPU cycle delay (1) Reset or interrupt HALT instruction Fetch vector Active- [ACTIVE-HALT enabled] HALT instruction Reset Interrupt (2) Y N N Y CPU Oscillator Peripherals (1) Ibit ON OFF 0 OFF Fetch reset vector or service interrupt CPU Oscillator Peripherals (1) Ibit ON OFF X (3) ON CPU Oscillator Peripherals Ibit ON ON X (3) ON 256 or 4096 CPU clock delay (ACTIVE-HALT enabled) (AWUCSR.AWUEN=0) cycle |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |