ST7LITE25F2 datasheet(26/166 Pages) STMICROELECTRONICS

26 / 166 page

Data EEPROM

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

26/166

Doc ID 8349 Rev 5

Figure 8.

Data EEPROM Write operation

Note:

If a programming cycle is interrupted (by a reset action), the integrity of the data in memory

is not guaranteed.

5.4

Power saving modes

WAIT mode

The DATA EEPROM can enter WAIT mode on execution of the WFI instruction of the

microcontroller or when the microcontroller enters ACTIVE-HALT mode.The DATA EEPROM

will immediately enter this mode if there is no programming in progress, otherwise the DATA

EEPROM will finish the cycle and then enter WAIT mode.

ACTIVE-HALT mode

Refer to WAIT mode.

HALT mode

The DATA EEPROM immediately enters HALT mode if the microcontroller executes the

HALT instruction. Therefore the EEPROM will stop the function in progress, and data may

be corrupted.

5.5

Access error handling

If a read access occurs while E2LAT=1, then the data bus will not be driven.

If a write access occurs while E2LAT=0, then the data on the bus will not be latched.

If a programming cycle is interrupted (by a RESET action), the memory data will not be

guaranteed.

Table 4.

Row definition

 Row / Byte 

...

Physical address

00h...1Fh

20h...3Fh

...

Nx20h...Nx20h+1Fh

Byte 1

Byte 2

Byte 32

PHASE 1

Programming cycle

Read operation impossible

PHASE 2

Read operation possible

E2LAT bit

E2PGM bit

Writing data latches

Waiting E2PGM and E2LAT to fall

Set by USER application

Cleared by hardware

ST7LITE25F2 数据表(PDF) 26 Page - STMicroelectronics

ST7LITE25F2 数据表(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载