| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE25F2 数据表(PDF) 83 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE25F2 数据表(HTML) 83 Page - STMicroelectronics |
|
83 / 166 page ![]() ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 On-chip peripherals Doc ID 8349 Rev 5 83/166 Input capture register high (ATICRH) Read only Reset Value: 0000 0000 (00h) Input capture register low (ATICRL) Read only Reset Value: 0000 0000 (00h) ● Bits 15:12 = Reserved. ● Bits 11:0 = ICR[11:0] Input capture data. This is a 12-bit register which is readable by software and cleared by hardware after a reset. The ATICR register contains captured the value of the 12-bit CNTR register when a rising or falling edge occurs on the ATIC pin. Capture will only be performed when the ICF flag is cleared. Transfer control register (TRANCR) Read/Write Reset Value: 0000 0001 (01h) ● Bits 7:1 Reserved. Forced by hardware to 0. ● Bit 0 = TRAN Transfer enable This bit is read/write by software, cleared by hardware after each completed transfer and set by hardware after reset. It allows the value of the DCRx registers to be transferred to the DCRx shadow registers after the next overflow event. The OPx bits are transferred to the shadow OPx bits in the same way. 15 8 0 0 0 0 ICR11 ICR10 ICR9 ICR8 7 0 ICR7 ICR6 ICR5 ICR4 ICR3 ICR2 ICR1 ICR0 7 0 000 000 0 TRAN |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |