数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE25F2 数据表(PDF) 72 Page - STMicroelectronics

部件名 ST7LITE25F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE25F2 数据表(HTML) 72 Page - STMicroelectronics

Back Button ST7LITE25F2 Datasheet HTML 68Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 69Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 70Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 71Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 72Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 73Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 74Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 75Page - STMicroelectronics ST7LITE25F2 Datasheet HTML 76Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 166 page
background image
On-chip peripherals
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
72/166
Doc ID 8349 Rev 5
The application program must write in the CR register at regular intervals during normal
operation to prevent an MCU reset. This downcounter is freerunning: it counts down even if
the watchdog is disabled. The value to be stored in the CR register must be between FFh
and C0h (see Table 31: Watchdog timing):
The WDGA bit is set (watchdog enabled)
The T6 bit is set to prevent generating an immediate reset
The T[5:0] bits contain the number of increments which represents the time delay
before the watchdog produces a reset.
Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by
a reset.
The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is
cleared).
If the watchdog is activated, the HALT instruction will generate a Reset.
Note:
The number of CPU clock cycles applied during the reset phase (256 or 4096) must be
taken into account in addition to these timings.
11.1.4
Hardware watchdog option
If Hardware Watchdog is selected by option byte, the watchdog is always active and the
WDGA bit in the CR is not used.
Refer to the Option Byte description in Section 15: Device configuration.
Using HALT mode or ACTIVE-HALT mode with the WDG (WDGHALT option)
If Halt mode with Watchdog is enabled by option byte (No watchdog reset on HALT
instruction), it is recommended before executing the HALT instruction to refresh the WDG
counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.
Same behavior in active-halt mode.
11.1.5
Interrupts
None.
Table 31.
Watchdog timing(1)
1.
The timing variation is due to the unknown status of the prescaler when writing to the CR register.
fCPU = 8 MHz
WDG counter code
min [ms]
max [ms]
C0h
1
2
FFh
127
128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com