AS3953_07 datasheet(10/42 Pages) AMSCO

10 / 42 page

www.ams.com

Revision 1.0

10 - 42

AS3953

Datasheet - D e t a il e d D es c r i pt io n

Clock Extractor: The clock extractor extracts a digital clock signal from the PCD carrier field frequency which is used as clock signal by logic

blocks.

HF_PON: Observes rectified regulated voltage VREC. When the supply voltage is sufficiently high it enables operation of the PICC AFE and

the digital tag logic. A buffer capacitor and HF_PON hysteresis guarantees that there is no reset during reader (PCD) modulation.

Internal Regulator: Provides regulated voltage VP_INT to the PICC AFE and in most cases also to EEPROM and logic blocks. Typical

regulated voltage VP_INT is 2.0V. A buffer capacitor is also integrated.

External Regulator: Provides regulated voltage on external pin VP_REG where it can be used to supply some external circuitry. The

regulated voltage and output resistance can be adjusted using EEPROM settings (see Table 6). Appropriate external buffer capacitor is needed

in case VP_REG is used in the application. The current to be provided depends on reader field strength, antenna size and Q factor, but it is

limited to maximum 5mA.

Bias: Provides bias currents and reference voltages to PICC AFE analog blocks.

Figure 4. PICC AFE Block Diagram

PON

Rectifier

Modulator

Switch

Limiter

Demodulator

Clock

Extractor

LC1

LC2

ISO 14443 A

LOGIC

External

Regulator

BIAS

VP_REG

Internal

Regulator

VP_INT

VREC

AS3953

AS3953 数据表(PDF) 10 Page - ams AG

AS3953 数据表(HTML) 10 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载