| 数据搜索系统,热门电子元器件搜索 |
|
MPC5601PEF0MLL4R 数据表(PDF) 62 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5601PEF0MLL4R 数据表(HTML) 62 Page - Freescale Semiconductor, Inc |
|
62 / 95 page ![]() MPC5602P Microcontroller Data Sheet, Rev. 4.1 Freescale Semiconductor 62 3.14.2 ADC conversion characteristics Table 28. ADC conversion characteristics Symbol C Parameter Conditions1 1 VDD = 3.3 V to 3.6 V / 4.5 V to 5.5 V, TA = 40 °C to TA MAX, unless otherwise specified and analog input voltage from VSS_HV_ADC0 to VDD_HV_ADC0. Value Unit Min Typ Max fCK SR — ADC clock frequency (depends on ADC configuration) (The duty cycle depends on ADC clock2 frequency) 2 AD_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC. —33 3 When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which the precision is lost. —60 MHz fs SR — Sampling frequency — — — 1.53 MHz ts — D Sampling time4 4 During the sampling time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within ts. After the end of the sampling time ts, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock ts depend on programming. fADC = 20 MHz, INPSAMP = 3 125 — — ns fADC = 9 MHz, INPSAMP = 255 — — 28.2 µs tc — P Conversion time5 5 This parameter includes the sampling time ts. fADC = 20 MHz6, INPCMP = 1 0.650 — — µs tADC_PU SR — ADC power-up delay (time needed for ADC to settle exiting from software power down; PWDN bit = 0) —— — 1.5 µs CS7 — D ADC input sampling capacitance — — — 2.5 pF CP17 — D ADC input pin capacitance 1 — — — 3 pF CP27 — D ADC input pin capacitance 2 — — — 1 pF RSW17 — D Internal resistance of analog source VDD_HV_ADC0 = 5 V ± 10% — — 0.6 k VDD_HV_ADC0 = 3.3 V ± 10% — — 3 k RAD7 — D Internal resistance of analog source — — — 2 k IINJ — T Input current injection Current injection on one ADC input, different from the converted one. Remains within TUE specification 5— 5 mA INL CC P Integral non-linearity No overload 1.5 — 1.5 LSB DNL CC P Differential non-linearity No overload 1.0 — 1.0 LSB EO CC T Offset error — — ±1 — LSB EG CC T Gain error — — ±1 — LSB TUE CC P Total unadjusted error without current injection — 2.5 — 2.5 LSB TUE CC T Total unadjusted error with current injection — 3— 3 LSB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |