MPC5601PEF0MLL4R datasheet(10/95 Pages) FREESCALE

10 / 95 page

MPC5602P Microcontroller Data Sheet, Rev. 4.1

Freescale Semiconductor

lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of

interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority

ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so

that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

•

Unique 9-bit vector for each separate interrupt source

•

8 software triggerable interrupt sources

•

16 priority levels with fixed hardware arbitration within priority levels for each interrupt source

•

Ability to modify the ISR or task priority: modifying the priority can be used to implement the priority ceiling protocol

for accessing shared resources.

•

1 external high priority interrupt (NMI) directly accessing the main core and I/O processor (IOP) critical interrupt

mechanism

1.5.7

System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

•

System configuration and status

— Memory sizes/status

— Device mode and security status

— Determine boot vector

— Search code flash for bootable sector

— DMA status

•

Debug status port enable and selection

•

Bus and peripheral abort enable/disable

1.5.8

System clocks and clock generation

The following list summarizes the system clock and clock generation on the MPC5602P:

•

Lock detect circuitry continuously monitors lock status

•

Loss of clock (LOC) detection for PLL outputs

•

Programmable output clock divider (

1, 2, 4, 8)

•

FlexPWM module and eTimer module running at the same frequency as the e200z0h core

•

Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

1.5.9

Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports

programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all

software configurable.

The FMPLL has the following major features:

•

Input clock frequency: 4–40 MHz

•

Maximum output frequency: 64 MHz

•

Voltage controlled oscillator (VCO)—frequency 256–512 MHz

•

Reduced frequency divider (RFD) for reduced frequency operation without forcing the FMPLL to relock

MPC5601PEF0MLL4R 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

MPC5601PEF0MLL4R 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载