MPC5601PEF0MLL4R datasheet(12/95 Pages) FREESCALE

12 / 95 page

MPC5602P Microcontroller Data Sheet, Rev. 4.1

Freescale Semiconductor

•

Programmable selection of reset or interrupt on an initial time-out

•

Master access protection

•

Hard and soft configuration lock bits

•

Reset configuration inputs allow timer to be enabled out of reset

1.5.15

Fault collection unit (FCU)

The FCU provides an independent fault reporting mechanism even if the CPU is malfunctioning.

The FCU module has the following features:

•

FCU status register reporting the device status

•

Continuous monitoring of critical fault signals

•

User selection of critical signals from different fault sources inside the device

•

Critical fault events trigger 2 external pins (user selected signal protocol) that can be used externally to reset the device

and/or other circuitry (for example, a safety relay)

•

Faults are latched into a register

1.5.16

System integration unit – Lite (SIUL)

The MPC5602P SIUL controls MCU pad configuration, external interrupt, general purpose I/O (GPIO), and internal peripheral

multiplexing.

The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and

discrete input/output control of the I/O pins of the MCU.

The SIUL provides the following features:

•

Centralized general purpose input output (GPIO) control of up to 49 input/output pins and 16 analog input-only pads

(package dependent)

•

All GPIO pins can be independently configured to support pull-up, pull-down, or no pull

•

Reading and writing to GPIO supported both as individual pins and 16-bit wide ports

•

All peripheral pins, except ADC channels, can be alternatively configured as both general purpose input or output pins

•

ADC channels support alternative configuration as general purpose inputs

•

Direct readback of the pin value is supported on all pins through the SIUL

•

Configurable digital input filter that can be applied to some general purpose input pins for noise elimination

•

Up to 4 internal functions can be multiplexed onto 1 pin

1.5.17

Boot and censorship

Different booting modes are available in the MPC5602P: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down resistor is used to select this mode).

Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

1.5.17.1

Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once and is identical for all MPC560xP devices that are based

on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been

selected by the user.

MPC5601PEF0MLL4R 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

MPC5601PEF0MLL4R 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载