ADS7253IPW datasheet(36/71 Pages) TI1

36 / 71 page

ADS8353, ADS7853, ADS7253

SBAS584B – OCTOBER 2013 – REVISED AUGUST 2014

www.ti.com

8.5.2.1 Configuration Register (CFR)

The device operation configuration is controlled by the configuration register (CFR) status. Data written into the

CFR in a valid frame (F) determine the device configuration for frame (F+1). The bit functions are outlined in

Figure 88. On power-up, all bits in the CFR default to 0.

Figure 88. CFR Bit Functions

RD_CLK_

RD_DATA_

WRITE/READ

ADDR1

ADDR0

INPUT_RANGE

MODE

LINES

RD_DATA_

INM_SEL

REF_SEL

STANDBY

FORMAT

Table 6. Configuration Register (CFR) Field Descriptions

Bit

Field

Type

Reset

Description

WRITE/READ

These bits select the user-programmable register.

R/W

1000 = Select this combination to write to the CFR register and

ADDR1

R/W

to enable bits 11:0

ADDR0

R/W

This bit provides clock mode selection for the serial interface.

0 = Selects 32-CLK mode (default)

RD_CLK_MODE

R/W

1 = Selects 16-CLK mode

(Note that the ADS8353 only supports 32-CLK mode. This bit is

ignored for the ADS8353.)

This bit provides data line selection for the serial interface.

0 = Use SDO_A to output ADC_A data and SDO_B to output of

RD_DATA_LINES

R/W

ADC_B data (default)

1 = Use only SDO_A to output of ADC_A data followed by

ADC_B data

This bit selects the maximum input range for the ADC as a

function of the reference voltage provided to the ADC. See the

INPUT_RANGE

R/W

Analog Inputs section for more details.

0 = FSR equals VREF

1 = FSR equals 2 × VREF

R/W

This bit must be set to 0 (default)

This bit selects the voltage to be externally connected to the

INM pin.

0 = INM must be externally connected to the GND potential

INM_SEL

R/W

(default)

1 = INM must be externally connected to the FSR_ADC_x / 2

potential

This bit selects the ADC reference voltage source. Refer to the

Reference section for more details.

REF_SEL

R/W

0 = Use external reference (default)

1 = Use internal reference

This bit is used by the device to enter or exit STANDBY mode.

STANDBY

Refer to the STANDBY Mode section for more details.

This bit selects the output data format.

RD_DATA_FORMAT

R/W

0 = Output is in straight binary format (default)

1 = Output is in twos compliment format

3:0

R/W

These bits must be set to 0 (default)

Submit Documentation Feedback

Product Folder Links: ADS8353 ADS7853 ADS7253

ADS7253IPW 数据表(PDF) 36 Page - Texas Instruments

ADS7253IPW 数据表(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载