数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS7253IPW 数据表(PDF) 40 Page - Texas Instruments

Click here to check the latest version.
部件名 ADS7253IPW
功能描述  Simultaneous-Sampling, Analog-to-Digital Converters
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADS7253IPW 数据表(HTML) 40 Page - Texas Instruments

Back Button ADS7253IPW Datasheet HTML 36Page - Texas Instruments ADS7253IPW Datasheet HTML 37Page - Texas Instruments ADS7253IPW Datasheet HTML 38Page - Texas Instruments ADS7253IPW Datasheet HTML 39Page - Texas Instruments ADS7253IPW Datasheet HTML 40Page - Texas Instruments ADS7253IPW Datasheet HTML 41Page - Texas Instruments ADS7253IPW Datasheet HTML 42Page - Texas Instruments ADS7253IPW Datasheet HTML 43Page - Texas Instruments ADS7253IPW Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 71 page
background image
ADS8353, ADS7853, ADS7253
SBAS584B – OCTOBER 2013 – REVISED AUGUST 2014
www.ti.com
A CS falling edge brings the serial data bus out of 3-state and also outputs a 0 on the SDO_A and SDO_B pins.
The device converts the sampled analog input during the conversion time (tCONV). SDO_A and SDO_B read 0
during this period. After completing the conversion process, the sample-and-hold circuit returns to sample mode.
The device outputs the MSBs of ADC_A and ADC_B on SDO_A and SDO_B pins, respectively, on the 16th
SCLK falling edge. The subsequent SCLK falling edges are used to shift out the rest of the bits of the conversion
result, as shown in Table 12.
Table 12. Data Launch Edge
LAUNCH EDGE
DEVICE
PINS
CS
SCLK
CS
↓
↓1
—
↓15 ↓16
—
↓27
↓28
↓29
↓30
↓31
↓32 ...
↑
SDO-A
0
0
—
0 D15_A
—
D4_A
D3_A
D2_A
D1_A
D0_A
0 ...
Hi-Z
ADS8353
SDO-B
0
0
—
0 D15_B
—
D4_B
D3_B
D2_B
D1_B
D0_B
0 ...
Hi-Z
SDO-A
0
0
—
0 D13_A
—
D2_A
D1_A
D0_A
0
0
0 ...
Hi-Z
ADS7853
SDO-B
0
0
—
0 D13_B
—
D2_B
D1_B
D0_B
0
0
0 ...
Hi-Z
SDO-A
0
0
—
0 D11_A
—
D0_A
0
0
0
0
0 ...
Hi-Z
ADS7253
SDO-B
0
0
—
0 D11_B
—
D0_B
0
0
0
0
0 ...
Hi-Z
In this mode, at least 32 SCLK falling edges must be given to validate the read or write frame. A CS rising edge
ends the frame and puts the serial bus into 3-state.
Refer to Table 13 for timing specifications specific to this serial interface mode.
Table 13. 32-CLK, Dual-SDO Interface Specific Timing
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TIMING REQUIREMENTS
ADS8353
50
ns
tCLK
CLOCK period
ADS7853
29.4
ns
ADS7253
29.4
ns
tACQ
Acquisition time
33 × tCLK – tCONV
ns
TIMING SPECIFICATIONS
ADS8353
730
ns
tCONV
Conversion time
ADS7853
450
ns
ADS7253
450
ns
40
Submit Documentation Feedback
Copyright © 2013–2014, Texas Instruments Incorporated
Product Folder Links: ADS8353 ADS7853 ADS7253



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com