数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9142ABCPZ 数据表(PDF) 9 Page - Analog Devices

部件名 AD9142ABCPZ
功能描述  Multiple chip synchronization
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9142ABCPZ 数据表(HTML) 9 Page - Analog Devices

Back Button AD9142ABCPZ Datasheet HTML 5Page - Analog Devices AD9142ABCPZ Datasheet HTML 6Page - Analog Devices AD9142ABCPZ Datasheet HTML 7Page - Analog Devices AD9142ABCPZ Datasheet HTML 8Page - Analog Devices AD9142ABCPZ Datasheet HTML 9Page - Analog Devices AD9142ABCPZ Datasheet HTML 10Page - Analog Devices AD9142ABCPZ Datasheet HTML 11Page - Analog Devices AD9142ABCPZ Datasheet HTML 12Page - Analog Devices AD9142ABCPZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 73 page
background image
AD9142A
Data Sheet
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, IOUTFS = 20 mA, maximum sample rate, unless otherwise noted.
Table 2.
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input
Logic High
DVDD18 = 1.8 V
1.2
V
Logic Low
DVDD18 = 1.8 V
0.6
V
CMOS OUTPUT LOGIC LEVEL
Output
Logic High
DVDD18 = 1.8 V
1.4
V
Logic Low
DVDD18 = 1.8 V
0.4
V
LVDS RECEIVER INPUTS
Data, frame signal, and DCI inputs
Input Voltage Range
VIA or VIB
825
1675
mV
Input Differential Threshold
VIDTH
−175
+175
mV
Input Differential Hysteresis
VIDTHH to VIDTHL
20
mV
Receiver Differential Input Impedance
RIN
100
Ω
DLL SPEED RANGE
250
575
MHz
DAC UPDATE RATE
1600
MSPS
DAC Adjusted Update Rate
2× interpolation
575
MSPS
DAC CLOCK INPUT (DACCLKP, DACCLKN)
Differential Peak-to-Peak Voltage
100
500
2000
mV
Common-Mode Voltage
Self biased input, ac-coupled
1.25
V
REFCLK/SYNCCLK INPUT (REFP/SYNCP, REFN/SYNCN)
Differential Peak-to-Peak Voltage
100
500
2000
mV
Common-Mode Voltage
1.25
V
Input Clock Frequency
1.03 GHz ≤ fVCO ≤ 2.07 GHz
450
MHz
SERIAL PORT INTERFACE
Maximum Clock Rate
SCLK
40
MHz
Minimum Pulse Width
High
tPWH
12.5
ns
Low
tPWL
12.5
ns
SDIO to SCLK Setup Time
tDS
1.5
ns
SDIO to SCLK Hold Time
tDH
0.68
ns
CS to SCLK Setup Time
tDCSB
2.38
1.4
ns
CS to SCLK Hold Time
tDCSB
9.6
ns
SDIO to SCLK Delay
tDV
Wait time for valid output from
SDIO
11
ns
SDIO High-Z to CS
Time for SDIO to relinquish the
output bus
8.5
ns
SDIO LOGIC LEVEL
Voltage Input High
VIH
1.2
1.8
V
Voltage Input Low
VIL
0
0.5
V
Voltage Output High
IIH
With 2 mA loading
1.36
2
V
Voltage Output Low
IIL
With 2 mA loading
0
0.45
V
Rev. A | Page 8 of 72



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com