数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV3550 数据表(PDF) 60 Page - STMicroelectronics

部件名 STV3550
功能描述  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV3550 数据表(HTML) 60 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 56Page - STMicroelectronics STV3550 Datasheet HTML 57Page - STMicroelectronics STV3550 Datasheet HTML 58Page - STMicroelectronics STV3550 Datasheet HTML 59Page - STMicroelectronics STV3550 Datasheet HTML 60Page - STMicroelectronics STV3550 Datasheet HTML 61Page - STMicroelectronics STV3550 Datasheet HTML 62Page - STMicroelectronics STV3550 Datasheet HTML 63Page - STMicroelectronics STV3550 Datasheet HTML 64Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 144 page
background image
60/144
STV3550
5.4.2
Vsync Output Capability
In both cases we can select the output signal polarity, with a dedicated register bit.
case i_vsync = vs_pad
The VSYNC output is in the ‘clk_vtg’ domain. The pulse size is adjusted by the VTG block.
case i_vsync = vs_rst_100_dac (clk_dac domain - basic mode)
The VSYNC output pad is in the ‘clk_dac’ domain. We could delay the first edge (214-1 clock period)
and we could adjust the pulse width (216-1 clock period).
5.4.3
Hsync Output Capability
The Hsync source choice is fully independent of the Vsync choice. The user must take care to keep
the two choices in a consistent state.
In both cases we could select the output signal polarity, with a dedicated register bit.
case i_hsync = hs_pad
In the case of master mode with the Digital Video Scan, we can choose the H_ref signal as the
STV3550 HSYNC output. This signal is in the ‘clk_vtg’ domain. The Pulse size is controlled by the
VTG block.
In the case of slave mode with the Digital Video Scan, we can choose the H_gen signal as the
STV3550 HSYNC output. This signal is in the ‘clk_dac’ domain. The Pulse size is controlled by the
VTG block.
case i_hsync = hs_pix
The HSYNC output pad is in the ‘clk_dac’ domain. We could delay the first edge (212-1 clock period)
and we could adjust the pulse width (28 clock period).
5.4.4
Csync Output Capability
In the Csync mode the Hsync output PAD is replaced by the Csync output signal.
The Csync signal is the Hsync signal with a polarity inverted when the vsync signal is active.
We could select the Csync polarity with the Hsync polarity register.
5.4.5
RGB Output
We could select the Digital Video Output signal polarity. We have to take two cases into account:
Output all of the signal with a dedicated pin:
Pad
clk_dac
RGB
30
30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com