数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV3550 数据表(PDF) 85 Page - STMicroelectronics

部件名 STV3550
功能描述  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV3550 数据表(HTML) 85 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 81Page - STMicroelectronics STV3550 Datasheet HTML 82Page - STMicroelectronics STV3550 Datasheet HTML 83Page - STMicroelectronics STV3550 Datasheet HTML 84Page - STMicroelectronics STV3550 Datasheet HTML 85Page - STMicroelectronics STV3550 Datasheet HTML 86Page - STMicroelectronics STV3550 Datasheet HTML 87Page - STMicroelectronics STV3550 Datasheet HTML 88Page - STMicroelectronics STV3550 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 144 page
background image
CPU and System Management Functional Description
STV3550
85/144
6.8
Clock Generator
The chip includes different asynchronous clock domains. In general, each block connected to the
Interconnect has two clock domains separated by a FIFO: the input or output clock domain and the
Interconnect clock domain. The different clocks are generated by an on-chip clock synthesizer
based on a 27 MHz reference clock. This can be the incoming D1 clock or a fixed external clock. All
clocks are then referenced to the master clock. See Figure 55.
Note: 1 The pixel clock can be a free-running 22 to 72 MHz clock issued from a synthesizer. The pixel clock
is obtained by a division of the DAC clock signal.
2 A second possibility is to have the pixel clock locked on the front-end clock (D1), through the
synthesizer, used as PLL. The time constant is adjustable by programming.
3 All the other clocks are generated by a high frequency P/Q PLL, locked to the crystal oscillator.
Line-locked PLL
1
1
TOTAL
562531
7
2
Figure 55: Clock Frequency Domains
Table 21: Interrupt Sources (page 2 of 2)
Interrupt Source Name
Number of
Interrupts
Number of
Synchronous
Interrupts
Number of
Asynchronous
Interrupts
Number of
Wake-up
Interrupts
Off-chip
Interrupts
Build-Up
YSI/CTI
Video
ST20 Core
H100
R
G
B
SDRAM
SDIN
TNR
HV Filter
8
16/32
TV Peripherals
30
I/Os
Flash
Counter
NRESET
Clock
Generator
2D
Block Move
OSD
Pipeline
Pipeline
Block
Time Base
Generator
TV Chassis Control
CSA
Picture
Comp.
Cursor
BG Plane
EMI
Compositor
V100
27 MHz
27 MHz
81 MHz
22 to 72
MHz
22 to 72
MHz
4 to 100 MHz
100 MHz
44 to 72
MHz
44 to 72
MHz
4 to 100 MHz
27 MHz
YCRCB[7:0]
CLK_DATA
HSYNC
VSYNC
EXTALIN
27 MHz
Gamma
Digital
Video
Output
Perfect Color
Engine
Correction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com