STV3550 datasheet(98/144 Pages) STMICROELECTRONICS

98 / 144 page

98/144

STV3550

The SSC2 can also be configured to loop the serial_data_out back to serial_data_in in order to test

the device without any external connections. This is described in Section 7.7.10: Loopback Mode.

The SSC2 can be turned on and off by setting the enable control. This is described in Section

7.7.11: Enabling Operation.

The SSC2 can be set to operate as a bus master or as a bus slave device. This is described in

Section 7.7.12: Master/Slave Operation.

The SSC2 generates interrupts in a variety of situations: when the transmission buffer is empty,

when the receive buffer is full and when an error occurs. A number of error conditions are detected.

These are described in Section 7.7.13: Error Detection.

7.7.3

PIO Pad Connection & Control

In I²C mode, only the SDA pad will be used as an input and output.

The SDA and SCL pads are provided by 2 bits of a standard ST20 PIO block. Their directions (input,

output or bidirectional) can therefore be configured in software using the appropriate PIO settings.

Consequently the SSC2 does not need to provide automatic control of data pad directions and does

not need to provide a bidirectional clock port.

Figure 62: Basic SSC2 Architecture

Clock Edge

Detector

Shift Register

Transmit

Receive

Peripheral Interface

SERIAL_CLOCK_IN

SERIAL_DATA_IN

SERIAL_DATA_OUT

SERIAL_CLOCK_OUT

Loopback

Control

Enable

Control

SERIAL_DATA_IN

SERIAL_DATA_OUT

Master/Slave

Select

Buffer

PER_INTERRUPT, INT_ERROR

INT_TIR, INT_RIR

Clock

Generator

& Control

STV3550 数据表(PDF) 98 Page - STMicroelectronics

STV3550 数据表(HTML) 98 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载