数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV3550 数据表(PDF) 89 Page - STMicroelectronics

部件名 STV3550
功能描述  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV3550 数据表(HTML) 89 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 85Page - STMicroelectronics STV3550 Datasheet HTML 86Page - STMicroelectronics STV3550 Datasheet HTML 87Page - STMicroelectronics STV3550 Datasheet HTML 88Page - STMicroelectronics STV3550 Datasheet HTML 89Page - STMicroelectronics STV3550 Datasheet HTML 90Page - STMicroelectronics STV3550 Datasheet HTML 91Page - STMicroelectronics STV3550 Datasheet HTML 92Page - STMicroelectronics STV3550 Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 144 page
background image
STV3550
89/144
7.3
Watchdog Timer (WDT)
The Watchdog Timer (WDT) provides a fail-safe mechanism used to reset the chip if the software
fails to clear a counter within a given period.
The Watchdog Timer (WDT) has a counter which is clocked to provide up to a 2-second delay (11
bits). This counter is periodically cleared by software as described below. If the software fails to
clear the counter within the timeout period, a “watchdog reset” signal is generated to reset the chip.
The counter is in the CLK_RTC clock domain.
A timeout register is used to configure the watchdog delay. The transfer occurs at the next clear of
the timer.
A status flag is set by a watchdog reset. This can be used to indicate to application code that the
system was reset by the watchdog timer. This status bit is reset only by the external reset input to
the chip.
The watchdog timer function is enabled by a control bit. If this bit is reset, a watchdog reset must
never occur.
The watchdog counter can be also stopped by an internal signal. When this signal is high, the
watchdog counter is stopped. This signal may be use by an emulator or a dedicated mode to stop
the watchdog activity.
Note:
The counter is described as a counter that counts from zero up to the maximum allowed number.
7.3.1
Clearing the Counter
The watchdog counter is cleared under software control. To minimize the possibility of this
happening erroneously, there are two registers which have to be written to in order to clear the
counter. Each of these must be have the correct values (0xA and 0x5, respectively) written to them
to clear the counter.
The command registers themselves are cleared by:
a successful software clear of the counter,
writing the incorrect value to either of the registers,
triggering a watchdog reset.
Figure 57: Watchdog Timer Behavior
Watchdog
Counter
Time
Value
notRST
Software Clears Watchdog
Software
Fails
Watchdog
Reset
Generated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com