STV3550 datasheet(65/144 Pages) STMICROELECTRONICS

65 / 144 page

STV3550

65/144

5.4.7

Data Clock Output

We could output the block clock with a choice of polarity and four different delays according to the

configuration register.

We could also select an output of the original clock frequency or the clock frequency divided by 2.

5.4.8

Pad Control

If a PAD is not used by the Video application a way to control its state is provided using software.

One bit register control if the PAD is in video mode or in software mode, another bit register controls

the software level for the PAD.

The PAD stays in push pull output in both cases. The software state is available only on the next

edge of the clk_dac clock. The clk_dac clock must be enabled to change the PAD state.

We are able to reconfigure the following PAD:

P_video<12:29>

dvo_de

Vsync

dvo_clk_2162

The user must take care of the consistency choice of the Digital Video Output Interface.

5.4.9

We have a dedicated register interface (STbus T1).

Address

Description

0x18

Pad output

0x14

Pad Control

0x10

DE Vertical control

0x0C

DE Horizontal control

0x08

Vsync control

0x04

Hsync control

0x00

block control

Dclk

clk_dac

sel_delay

sel_pol

sel_divclk

delay

STV3550 数据表(PDF) 65 Page - STMicroelectronics

STV3550 数据表(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载